800 mA, Ultra Low Noise/High PSRR LDO
The ADM7150 is a low dropout linear regulator that operates from 4.5 V to 16 V and provides up to 800 mA of output current. Using an advanced proprietary architecture, they provide high power supply rejection, low noise, and achieve excellent line and load transient response with a 10 μF ceramic output capacitor.
The ADM7150 is available in 1.8 V, 2.8 V, 3.0 V, 3.3 V and 5.0 V fixed output. 16 fixed output voltages between 1.5 V and 5.0 V are available upon request.
The ADM7150 regulator typical output noise is 1.0 μVrms from 100Hz to 100KHz for fixed output voltage options and <1.7nV/√Hz noise spectral density above 10 KHz. The ADM7150 is available in 8-lead, 3 mm × 3 mm LFCSP and 8-lead SOIC packages, making it not only a very compact solution, but also providing excellent thermal performance for applications requiring up to 800 mA of output current in a small, low-profile footprint.
ADM7150 is a fixed Vout device. For an adjustable Vout version of the ADM7150, see the ADM7151.
- High Frequency PLL’s, VCO’s, and PLL’s with Integrated VCO’s
- Regulation to noise sensitive applications
- Communications and Infrastructure
- Backhaul and microwave links
Comparable Parts Click to see all in Parametric Search
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
Simple device measurements, such as line and load regulation, dropout, and ground current, can be demonstrated with just a single voltage source, a voltmeter, an ammeter, and load resistors.
Note:ADM7151 is adjustable and requires two resistors to set the output voltage
The AD-FMCOMMS6-EBZ eval board is a 400MHz to 4.4GHz receiver based on the AD9652 dual 16bit analog to digital converter, the ADL5566 High Dynamic Range RF/IF Dual Differential Amplifier and the ADL5380 quadrature demodulator.
This is an I and Q demodulation approach to direct convert (also known as a homodyne or zero IF) receiver architecture. Direct conversion radios perform just one frequency translation compared to a super-heterodyne receiver that can perform several frequency translations. One frequency translation is advantageous because it:
- Reduces receiver complexity and the number of stages needed, increasing performance and reducing power consumption
- Avoids image rejection issues and unwanted mixing
This topology will provide image rejection and early implementation of the differential signal environment. There is an amplification stage to maintain the full-scale input to the ACD. The local oscillator and ADC clock are on board and share the same reference signal prevent smearing. The form factor is VITA57 compliant and all of the DC power is routed from the data capture board through an FMC connector. This evaluation board demonstrates a high performance receiver signal chain aimed at military and commercial radar using “commercial off the shelf” (COTS) components. The overall circuit has a bandwidth of 220MHz with a pass band flatness of +/_ 1.0 dB. The SNR and SFDR measured at an IF of 145MHz are 64dB and 75dBc, respectively.
Solutions Bulletins & Brochures
Ultralow Noise, High Rejection Low Dropout Regulators
Replacing YIG-Tuned Oscillators with Silicon by Using an Ultrawideband...