概览

优势和特点

  • 64kB FIFO深度
  • 适用于单通道和多通道ADC
  • 与VisualAnalog®软件配合使用
  • 基于Virtex-4 FPGA
  • 可能需要适配器,才能与某些ADC评估板接口
  • 允许对SPI控制进行编程 每个通道的DDR编码速率高达644 MSPS SDR / 800MSPS
  • 每个通道的DDR编码速率

产品详情

The HSC-ADC-EVALCZ high speed converter evaluation platform uses an FPGA based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-digital converter (ADC) evaluation boards. The board is connected to the PC through a USB port and is used with VisualAnalog® to quickly evaluate the performance of high speed ADCs. The evaluation kit is easy to set up. Additional equipment needed includes an Analog Devices high speed ADC evaluation board, a signal source, and a clock source. Once the kit is connected and powered, the evaluation is enabled instantly on the PC.

软件

评估软件

Microsoft .NET Framework 3.5
Microsoft .NET Framework 3.5 is required by parts of this program and should be installed if not already on the target machine.

设计工具

Visual Analog
对于正在选择或评估高速ADC的设计工程师,VisualAnalog™是一个将一组功能强大的仿真和数据分析工具与一个用户友好的图形界面集成在一起的软件包。

硬件 (57)

在线购买

电脑端提供购买功能
所示报价为单片价格。所列的美国报价单仅供预算参考,指美元报价(每片美国离岸价),如有修改恕不另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。