不是您想寻找的产品？
提问
在下面提交您的问题，我们将从 ADI 的知识库中给出最佳答案:
搜索
您可以在其他地方找到帮助
特性
- Flexible reconfigurable common platform design
- 4 DACs and 4 ADCs (4D4A)
- Usable RF Analog bandwidth up to 18 GHz
- Maximum DAC/ADC sample rate up to 28 GSPS/20 GSPS
- DAC to ADC sample rate ratios of 1 and 2
- Clocking
- On-chip PLL (7 GHz to 14 GHz)
- External RFCLK input up to 20 GHz
- Multichip synchronization via subclass1
- Single-ended (SE) or differential (DIFF) ADC inputs
- Two separate versions, both 50 Ω input impedance
- Single-ended version with on-chip wide bandwidth balun
- Differential ADC AC performance at 20 GSPS
- Full-scale input voltage: 500 mV p-p/−2 dBm
- Noise density: −150 dBFS/Hz at −20 dBFS at 2 GHz
- HD2/HD3: −65 dBFS/−70 dBFS at −7 dBFS at 2 GHz
- IMD3: −75 dBFS at – 13 dBFS/tone at 2 GHz
- DAC AC performance at 28 GSPS
- Full-scale output power: −2.1 dBm at 2 GHz
- IMD3: −75 dBc at – 13 dBFS/tone at 2 GHz to 10 GHz
- NSD (shuffling disabled): −164 dBFS/Hz at 0 dBFS at 2 GHz
- Versatile digital features
- Supports real or complex digital data (8-, 12-, 16-bit)
- Configurable DDC and DUC
- 8 fine complex DUCs and 4 coarse complex DUCs
- 8 fine complex DDCs and 4 coarse complex DDCs
- Option to bypass fine and coarse DUC/DDC
- DUC/DDC alias rejection
- 85 dB for interpolation filters
- 100 dB for decimation filters
- Fractional sample rate converter (FSRC)
- Programmable FIR filters for transmit/receive
- Multiple loopback (ADC to DAC) supported
- ~45 ns without DSP path
- Dynamic configuration through SPI/HSCI/GPIO
- Spectrum sniffer/monitor
- Interfaces
- SPI
- High-Speed Control Interface (HSCI)
- JESD204B/JESD204C: 20 Gbps/32.5 Gbps
- 24 lanes for Rx, 24 lanes for Tx
- Receive AGC support
- Fast detect with low latency for fast AGC control
- Signal monitor for slow AGC control
- Auxiliary features
- Power amplifier downstream protection circuitry
- On-chip temperature monitoring unit
- TDD power savings option
- Total power consumption range dependent on device configuration: 20 W to 30 W
- 24 mm × 26 mm, 899-ball BGA with 0.8 mm pitch
- Operating junction temperature (TJ): −40°C to +110°C
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=zh&h=24&w=24&hash=7CDDC996281D9E966D391D97E93C6727){kind=icon}
The Apollo mixed signal front-end (MxFE®) is a highly integrated device with a 16-bit, 28 GSPS maximum sample rate, RF digital-to-analog converter (DAC) core, and 12-bit, 20 GSPS maximum sample rate, RF analog-to-digital converter (ADC) core. The AD9084 supports four transmit channels and four receive channels. The AD9084 is well suited for applications requiring both wideband ADCs and DACs to process signal(s) having wide instantaneous bandwidth. The device features a 48 lane, 32.5 Gbps JESD204C or 20 Gbps JESD204B data transceiver port, an on-chip clock multiplier, and a digital signal processing (DSP) capability targeted at either wideband or multiband, direct to RF applications. The AD9084 also features a bypass mode that allows the full bandwidth capability of the ADC and/or DAC cores to bypass the DSP datapaths. The device also features low latency loopback and frequency hopping modes targeted at phased array radar systems and electronic warfare applications.
The AD9084 is available in a 24 mm x 26 mm, 899-ball BGA and operates within the –40°C to +110°C junction temperature range. For additional information, contact ApolloSupport@analog.com.
APPLICATIONS
- Radar and communications
- L/S/C/X/Ku band radar and electronic warfare
- Phase array system
- Broadband communications systems
- Electronic test and measurement systems
- Satellite communications
- Microwave point-to-point, X-band and 5G mmWave
Thank you for showing interest in Apollo MxFE™ and our upcoming AD9084/AD9088 product release! Subscribe to stay on top of Apollo news, TODAY!
提问
在下面提交您的问题，我们将从 ADI 的知识库中给出最佳答案:
搜索
您可以在其他地方找到帮助
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9084
文档
筛查
1 应用
-
全部
-
数据手册
-
技术文章
-
全部
-
英文
-
日文
数据手册
1
技术文章
8
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
产品技术资料帮助
ADI公司所提供的资料均视为准确、可靠。但本公司不为用户在应用过程中侵犯任何专利权或第三方权利承担任何责任。技术指标的修改不再另行通知。本公司既没有含蓄的允许，也不允许借用ADI公司的专利或专利权的名义。本文出现的商标和注册商标所有权分别属于相应的公司。
参考资料
数据手册 1
技术文章 5
How to Select the Best ADC for Radar Phased Array Applications—Part 1
How to Maintain Maximum Dynamic Range in Wideband High IP2 Receivers
20 GHz Direct Sampling: All in One Nyquist—Part 1: Challenges and Approaches
How Do We Ensure Zero Failures During Qualification of Highly Complex Integrated Circuits
How to Select the Best ADC for Radar Phased Array Applications - Part 2
视频
8
软件和型号相关生态系统
评估套件 1
ADS10-V1EBZ
ADS10-V1EBZ Evaluation Board
产品详情
资料
