Evaluating the AD9084/AD9088 Apollo MxFE

FEATURES

- Fully functional evaluation board for the AD9084 or the AD9088 Apollo mixed-signal front-end RF transceivers (MxFE™)
- On-board clock management
- On-board power delivery network
- PC software for control with **Analysis | Control | Evaluate (ACE) Software** or the Python Application (pyApp)

EVALUATION KIT CONTENTS

- AD9084-FMCA-EBZ or AD9088-FMCC-EBZ evaluation board
- Subminiature push on female (SMP-F) to Subminiature Version A female (SMA-F) cables (for only the AD9088-FMCC-EBZ board)
- 12V DC power adapter
- Bootable microSD card

HARDWARE NEEDED

- ADS10-V1EBZ data capture and transmit board
- Signal generators for the analog ADC inputs
- Band-pass filters for the analog ADC inputs
- A spectrum analyzer to measure the DAC outputs
- 2.92mm cables for clock inputs, ADC inputs, and DAC outputs
- An SMA cable for the FPGA REFCLK of the ADS10-V1EBZ
- Host PC running Windows 7 or later, equipped with a USB port (USB3.0 is preferred) and an Ethernet port
- 20GHz signal generator for off-board device clock generation (optional)
- <1GHz signal generator for off-board FPGA reference clock generation (optional)

SOFTWARE NEEDED

- ACE Software
- Python 3.8.6
- **VisualAnalog** to analyze captured ADC data when using the AD9084/AD9088 API directly (optional)

DOCUMENTS NEEDED

- AD9084 or AD9088 data sheet
- UG-2300 device user guide

GENERAL DESCRIPTION

This user guide describes the evaluation hardware and software used to test the AD9084 and AD9088 (Apollo MxFE™).

The evaluation hardware consists of the AD9084-FMCA-EBZ or AD9088-FMCC-EBZ that connects to the ADS10-V1EBZ FPGA data capture and transmit board.

The evaluation software suite includes the Apollo MxFE evaluation software (a new graphical user interface), ACE (a legacy graphical user interface), PyApp (a Python scripting library), and API example code. These tools allow users to configure the Apollo MxFE evaluation platform in predefined or custom use cases, capture analog-to-digital converter (ADC) data samples, and transmit digital-to-analog converter (DAC) data samples. Each software tool includes a set of predefined use cases for quick initial bring-up. ADC and DAC sample data are transferred over JESD204B or JESD204C links between the Apollo MxFE and the field-programmable gate array (FPGA) on the ADS10-V1EBZ. Captured ADC data can be viewed in the Apollo MxFE evaluation software, ACE, PyApp, or saved as finite-length signal vectors for analysis with external tools. DAC transmit signals can be generated within the evaluation software or loaded from a file.

The Apollo MxFE evaluation software and ACE can generate and save new custom use cases. Apollo ACE supports the AD9084 only and will soon be discontinued. The Apollo MxFE evaluation software supports both the AD9084 and the AD9088.

The Apollo MxFE evaluation software, ACE, and PyApp communicate with the Apollo MxFE evaluation board through a remote procedure call (RPC) server running on the MicroZed™ mezzanine board mounted on the ADS10-V1EBZ. The MicroZed runs Linux from a bootable SD card and controls the Apollo MxFE evaluation platform using DLL-based APIs.

Apollo MxFE API package includes APIs for Apollo MxFE and other peripheral devices, such as on-board clocking, power, and RF devices on Apollo MxFE evaluation board and FPGA on the ADS10-V1EBZ. Various example C files are also included in API package to serve as a reference for developers to quickly configure the evaluation platform using the APIs and provide a complete system reference design. The user can transfer the API package to the SD card using SSH tools such as PuTTY or WinSCP and compile and run the C-code directly on the MicroZed. This approach enables custom code development and advanced evaluation using C-code, bypassing the ACE or PyApp interfaces.

Note that certain Apollo MxFE features and DSP functionality may be initially available only in the API.

For full Apollo MxFE product details, see the AD9084 and AD9088 data sheets and the UG-2300 device user guide, which must be consulted in conjunction with this user guide when using the evaluation boards.

TABLE OF CONTENTS

REVISION HISTORY

2/2026—Rev. 0 to Rev. A

TABLE OF CONTENTS

4/2025—Revision 0: Initial Version

EVALUATION BOARD PHOTOGRAPHS



Figure 1. AD9084-FMCA-EBZ Evaluation Board, Top Image

EVALUATION BOARD PHOTOGRAPHS



Figure 2. AD9084-FMCA-EBZ Evaluation Board, Bottom Image

EVALUATION BOARD PHOTOGRAPHS



Figure 3. AD9088-FMCC-EBZ Evaluation Board, Top Image

EVALUATION BOARD PHOTOGRAPHS



Figure 4. AD9088-FMCC-EBZ Evaluation Board, Bottom Image

EVALUATION BOARD OVERVIEW

Table 1 lists the Apollo MxFE evaluation board models available.

Table 1. Apollo MxFE Evaluation Boards

Evaluation Board Model Number	Description
AD9084-FMCA-EBZ	Apollo MxFE 4T4R differential ADC evaluation board with on-board Marki baluns
AD9088-FMCC-EBZ	Apollo MxFE 8T8R single-ended ADC evaluation with integrated Rx baluns

EVALUATION BOARD OVERVIEW

EVALUATION BOARD CONNECTION OVERVIEW

Figure 5 shows the basic evaluation hardware setup where the Apollo MxFE evaluation board, AD9084-FMCA-EBZ as an example, is connected to the ADS10-V1EBZ via FMC+ connector.



Figure 5. Evaluation Hardware Setup

SETTING UP THE MICROZED

MicroZed is an embedded computer board that is installed as a mezzanine board on the ADS10-V1EBZ and that can initialize an operating system from bootable media, such as microSD cards. One of the supplied microSD cards, **Apollo v1.9** with the Apollo MxFE evaluation board contains a version of the Linux Ubuntu distro, a common operating system, onto which the user can upload C code and API examples to program the Apollo MxFE. Similarly, the **ACE Software** and other software from Analog Devices, Inc., can interface into the MicroZed board using a set of DLLs that communicate across an RPC server, locally hosted on the MicroZed board.

Jumpers on the MicroZed board are preconfigured to boot Linux from the microSD card.

Once the MicroZed board has finished booting, the host PC can establish an Ethernet link to the MicroZed board, access its memory and folder structure at the root level, and manipulate the various APIs to evaluate the Apollo MxFE along with its companion devices located on the Apollo MxFE evaluation board.

MICROSD CARD FOR THE MICROZED BOARD

To ensure proper connection between the microSD card and the MicroZed board, take the following steps:

1. Locate the **Apollo v1.9** microSD card included with the Apollo MxFE evaluation board kit. It is important to note that the ADS10-V1EBZ ships with other microSD cards. These microSD are not related to the Apollo MxFE or its evaluation.
2. Insert the **Apollo v1.9** microSD card into the slot in the MicroZed board and ensure to face the contacts of the microSD card upwards. See Figure 6 for additional details.



Figure 6. MicroSD Card Slot in MicroZed Board

As a precaution, ensure that the MicroZed board is seated properly on the ADS10-V1EBZ (see Figure 5). Note that only a visual inspection is needed.

BOOT INDICATOR JUMPERS

Ensure that the boot indicator jumpers on the MicroZed board are configured as shown in Figure 7 and as follows:

- Short Pin 2 to Pin 3 of **JP1**.
- Short Pin 1 to Pin 2 of **JP2**.
- Short Pin 1 to Pin 2 of **JP3**.



Figure 7. Boot Indicator Jumpers and their Connections on the MicroZed

The boot indicator jumpers (**JP1** to **JP3**), shown in Figure 7, instruct the MicroZed board to boot the image from the microSD card.

Once power is applied to the ADS10-V1EBZ, the MicroZed board automatically initiates the booting process. If the booting process is successful, the **D2** light-emitting diode (LED) illuminates blue. Note that the **D3** LED illuminates red if the MicroZed board cannot finish booting, and the **D5** LED Illuminates green if power is applied to the MicroZed board.

If the MicroZed board does not boot properly, check the boot indicator jumpers or try to reseat the microSD card while making sure that it clicks into place. As a last resort, consider reimaging the microSD card. Note that earlier versions of the microSD may not function with the latest API. Ensure that the latest microSD version (v1.9) is always used. Contact ADI Support to get more information on how to get the latest version of the microSD card image.

CONFIGURE THE NETWORK (ETHERNET) INTERFACE TO THE MICROZED BOARD

To configure the Ethernet controller on the host PC to communicate with the MicroZed board, take the following steps:

1. Ensure that the host PC is connected to the ADS10-V1EBZ using an Ethernet cable and that the MicroZed had finished booting. It is not necessary to connect the Apollo MxFE evaluation board, but this board can remain connected.
2. Connect one end of the Ethernet cable directly to the PC Ethernet port or to a USB to Ethernet adapter and connect the other end of the Ethernet cable to the MicroZed board.
3. Power on the ADS10-V1EBZ board. Allow up to 10sec for the MicroZed board to boot up. Boot is complete when the D2 LED illuminates blue.
4. Open the local area connection settings. On Windows® 7, go to: **Start Menu/Control Panel/Network and Sharing Center/**

SETTING UP THE MICROZED

Change adapter settings. On Windows 10, go to **Start Menu**/**Settings**/**Network & Internet**/**Change adapter options**.

5. If the **Local Area Connection** icon does not appear in the **Network Connections** window, unplug the Ethernet connection from the MicroZed board and then reconnect it. In addition, ensure that the MicroZed board has completed the booting process.
6. Double-click the **Local Area Connection** icon that appears (Figure 8 shows **Local Area Connection 3** as an example).
7. Click **Properties**.
8. Select **Internet Protocol Version 4 (TCP/Ipv4)**.
9. Click **Properties**.
10. Enter **192.168.0.2** in the **IP address** field. You may also use 192.168.0.1; however, some network switches default to this address and may cause a contention.
11. Ensure that the **Subnet mask** field shows **255.255.255.0**.
12. Click **OK**.

CHECKING THE HOST PC CAN CONNECT TO THE MICROZED BOARD

To verify MicroZed board connection, establish a SSH connection to the MicroZed board from the host PC by taking the following steps:

1. Power on the ADS10-V1EBZ. Wait for the MicroZed board to boot up.
2. Open a Telnet software, such as WinSCP, PuTTY, or Tera Term. Windows 10 also has a simple SSH client integrated into the operating system.
3. Initiate an SSH session to **192.168.0.10**, which is also the IP address to the embedded RPC server on the MicroZed board.
4. Login with username: **root** and password: **analog**.
5. When the login is complete, the contents of the root folder display in the SSH terminal, which confirms that the host PC can communicate with the MicroZed board and the RPC server.

The user now navigates through the folder structure, manipulates and transfers files, compiles the API using the native Linux C Compiler (GCC), and uses any standard Linux commands available with root-level access. Take care when operating as a root user because changes in this bootable Linux media are persistent, and a reboot will not recover deleted files. The only way to recover the original Linux configuration and file structure is to reimage the microSD card with the original image from Analog Devices.



Figure 8. Internet Protocol Settings

EVALUATION BOARD HARDWARE SETUP

Typical laboratory setup to evaluate the Apollo MxFE with a direct external clock input is shown in Figure 9. For a simplified setup, it is possible to loop the output from the DAC back into the ADC (that is, the external loop-back) and use the ADC to capture the signal generated by the DAC. In this case, the clock signals can be generated on-board, and, therefore, the signal generators and the spectrum analyzer are not necessary. However, the best Apollo MxFE phase noise and dynamic range performance is realized using state-of-the-art laboratory equipment.

INSTRUMENTATION OVERVIEW

Figure 9 shows the basic instrumentation setup for evaluating the Apollo MxFE in direct external clocking mode.



Figure 9. Instrumentation Setup

EVALUATION BOARD HARDWARE SETUP

AD9084-FMCA-EBZ SETUP EXAMPLE

The **ACE Software** supports the AD9084-FMCA-EBZ. The AD9084-FMCA-EBZ uses wideband baluns to convert between the differential RF input and output ports of the Apollo MxFE (for example, one of the DAC output ports) and a single-ended 2.92mm connector on the board.

The **ACE Software** Apollo plug-in includes multiple, preset use cases. The sources for the clocks that the Apollo MxFE and the FPGA require are selectable to either use the on-board clock generator chips (ADF4382 and HMC7044) or to provide a clock from a source external to the board. When configured to receive an off-board clock, the on-board clock tree is disabled, and the clock is cabled from the source to the **CLK_C** 2.92mm connector. If using the on-board clock tree, no external clock source is needed. Other configurations are also available and detailed in the Clocking Schemes (Configurations) section.

Use Case 1 details follow:

- Direct clocking to the **CLK_C** input at 20GHz with 13dBm to 14dBm power at the connector.
  - A high-quality 2.92mm cable with lower insertion loss preferred.
- A FPGA REFCLK: 156.25MHz and 4dBm. It must be synchronized to the 20GHz clock source (typically using a common 10MHz reference).
- DACs setup with an interpolation of 16 (coarse digital upconversion (CDUC) × fine digital upconversion (FDUC) = 4 × 4).
  - A coarse numerically controlled oscillator (CNCO) set to 1.1GHz.
- ADCs setup with a decimation of 16 (coarse digital downconversion (CDDC) × fine digital downconversion (FDDC) = 4 × 4).
  - A CNCO set to 2.5GHz and a fine numerically controlled oscillator (FNCO) set to 5MHz.
- An ADC and DAC sampling rate of 20GSPS and 20GSPS, respectively
- A data rate of 1.25GSPS in-phase quadrature (I/Q) or 1GHz instantaneous bandwidth (iBW).
- The line rate is 10.3125Gbps per lane.
- In JESD204C mode, with the following setup per bank:
  - L = 8 (number of lanes)
  - M = 4 (number of converters)
  - F = 1 (octets per frame)
  - S = 1 (samples transmitted per single converter per frame cycle)
  - N' = 16 (total number of bits per sample)

Additional setups, including Use Case 1, shown in Table 2, are configured similarly, and the previous details can be inferred from the **ACE Software** GUI.

Table 2. Predefined Use Cases in the ACE Software for the AD9084-FMCA-EBZ Evaluation Board

Use Case Index Number	ADC Rate (GSPS)	DAC Rate (GSPS)	Coarse DEC in CDDC[1]	Fine DEC in FDDC	ADC Baseband Rate (GSPS)	Rx iBW (GHz)	Coarse INT[2] in CDUC	Fine INT in FDUC	DAC Baseband Rate (GSPS)	Tx iBW (GHz)	JESD204B or JESD204C	No. of L per Bank	Line Rate (Gbps)	Notes
1	20	20	4	4	1.25	1	4	4	1.25	1	C	8	10.3	
2	20	20	4	2	2.5	2	4	2	2.5	2	C	8	20.6	
3	10	10	4	2	1.25	1	4	2	1.25	1	C	8	10.3	
4	14	28	4	1	3.5	2.8	4	2	3.5	2.8	C	12	14.4	Not fully verified
5	14	28	4	2	1.75	1.4	8	2	1.75	1.4	C	8	14.4	Sequential ADC interleaving only

[1] DEC means decimation.

[2] INT means interpolation.

EVALUATION BOARD HARDWARE SETUP

SETTING UP OF THE INSTRUMENTATION

The following are the recommended instruments and connectors for the setup shown in Figure 9:

1. The Apollo MxFE evaluation board, except for AD9084-FMCA-EBZ RevA, uses a 12V brick supply provided with the evaluation kit.
2. An external direct clock is required for the Apollo MxFE. A low phase noise signal generator, such as the Rohde & Schwarz SMA100B or Keysight E8257D series, is recommended. Note that the performance listed in the AD9084 and AD9088 data sheets is from the Rohde & Schwarz SMA100B with the B-711 option.
    a. Set the device input clock to the desired frequency. The amplitude must be set to 15dBm, at the signal generator, excluding cable loss, so that the input clock has an optimal slew rate at the Apollo MxFE pins.
3. A signal generator is required at the ADC input. Set the frequency to 2.65GHz and the amplitude to ~3dBm, or, if using an in-line band-pass filter, to ~5dBm.
    a. Typically, a band-pass filter is recommended for the analog signal input to the ADC to filter out the harmonics generated by the signal source.
4. A signal generator is required at the REFCLK input of the ADS10-V1EBZ board. Set the FPGA reference clock frequency to 156.25MHz and amplitude to 4dBm.
    a. An alternative option is an auxiliary output, such as the Rohde & Schwarz SMA100B, on the back panel or front panel.
    b. This clock source must be locked to the same frequency reference as the device clock source.
5. A spectrum analyzer, such as the Keysight PXA/UXA or Rohde & Schwarz FSW/FSWP, is required to measure the DAC outputs.
6. Use a shielded 50Ω coaxial cable, such as the RG-58, with 2.92mm connectors. Subminiature Version A (SMA) cables can also mate to the 2.92mm connectors on the board: however, the SMA connectors are manufactured to a lower mechanical tolerance and may damage the 2.92mm connector permanently. Pay careful attention to the insertion loss of the cables. Typical 2 foot test cables are expected to be better than 2dB to 3dB at 20GHz. For the AD9088-FMCC-EBZ clock input, use the adapter cable provided in the evaluation kit.

EVALUATION BOARD HARDWARE SETUP

CLOCKING SCHEMES (CONFIGURATIONS)

The default clock scheme for the AD9084-FMCA-EBZ and AD9088-FMCC-EBZ is all on-board clocking where all the required clock signals are generated by components on the board. The reference on-board is generated by a 125MHz crystal; however, any of the on-board phase-locked loops (PLLs) can also receive references from external sources to allow more flexibility when selecting clock rates that are not multiples of the 125MHz on-board reference. The Apollo MxFE evaluation board can also be configured for direct external clocking in single center clock mode using CLKC input or dual side clock mode using CLKA and CLKB inputs. Figure 10 shows a detailed clock block diagram for the AD9084-FMCA-EBZ Rev C as an example.

Regardless of the clocking scheme, all clock sources must be generated from a common reference, whether external or on-board. For example, if using the ADF4382 to clock the Apollo MxFE **CLKC**, the HMC7044, which generates the other clocks (**SYSREF** and ADS10-V1EBZ **REFCLK**), must receive a reference that is derived from a common time base as the reference to the ADF4382. If an external source is used to drive **CLKC**, the sources for **SYSREF** and ADS10-V1EBZ **REFCLK** must be synchronized with the **CLKC** signal source.

The DAC sample rate can either be twice the ADC sample rate or equal to it, depending on the use case. In all cases, the clock frequency for the **CLKC** port of the Apollo MxFE must match the ADC sample clock rate.

To switch between schemes, the correct clock path (or paths) must be selected by soldering capacitors or resistors, and the on-board clocking ICs must be configured through software, using the API, PyApp, or ACE Software. To change from all on-board clocking to direct external clocking in single center clock mode using CLKC input, the following changes must be made on the AD9084-FMCA-EBZ Rev C as an example:

- Hardware changes, such as the following:
  - Around the ADF4382, as follows:
    - Depopulate C323/C325 to disconnected the ADF4382 path.
    - Populate C324/C330 to connect the **CLK_C** path.
  - Around VCX0, as follows:
    - Consider removing R51 to power down the on-board 125MHz reference crystal.
- Software changes. Disable the ADF4382 and HMC7044 as described in the Software Configuration of the ADF4382 and HMC7044 section.



Figure 10. Clocking Scheme

EVALUATION BOARD HARDWARE SETUP

ADF4382 Loop Filter Optimization

By default, the loop filter of the ADF4382 is configured for a 250MHz phase and frequency detector (PFD) frequency. For optimal performance at 500MHz, use the component values and filter topology specified in the evaluation board schematic.

Software Configuration of the ADF4382 and HMC7044

API

The API examples run from the **~/src/examples/ads10_apollo_ex_main** directory on the MicroZed microSD card.

The API example run command includes the option to specify the clock source for the Apollo MxFE evaluation board and the ADS10-V1EBZ FPGA reference clock. The general form of the example run command is as follows:

./debug/apollo_main EXAMPLE_TYPE DEVICE_PROFILE [-devclk=DEV_CLK_SRC] [-fpgaclk=FPGA_CLK_SRC]

If the evaluation board is externally clocked and the ADS10-V1EBZ reference clock is provided by an external source, the clocks do not need to be specified when running an API example. The API assumes external clock by default.

To run the full chip example with the device profile for **id00_uc06_F**, the command is as follows:

./debug/apollo_main fullchip id00_uc06_F

Note that no clocking arguments required with external clocking.

If the evaluation board has on-board clocking for the Apollo device clock (using the ADF4382) and for the ADS10-V1EBZ FPGA reference clock (through the FMC+ connector from the HMC7044), clocking parameters are passed on the command line.

To run the full chip example with the device profile for **id00_uc06_F**, the command is as follows:

./debug/apollo_main fullchip id00_uc06_F -devclk=adf4382 -fpgaclk=fmc

See the API Example: Ads10_apollo_ex_main Full Chip section for more information on running an API example.

ACE Software

From the **ACE Software** GUI either the ADF4382 or the ADF4382 and HMC7044 can be selected as the on-board clock source or sources. The device or devices is or will be configured according to the clock rates required by the use case loaded onto the **ACE Software**.

PyApp

See the Python Application (PyApp) section for information on the Python setup.

EVALUATION BOARD SOFTWARE SETUP

The following different methods are available to configure the Apollo MxFE evaluation board by using software, where each method is designed to be a standalone and does not have a dependency on the other:

1. The **ACE Software** is a graphical user interface (GUI) that utilizes a precompiled API object, which is a convenient method for users who prefer not to write code to configure an evaluation board. Note that not all Apollo MxFE features may be supported, and that the API may be from an earlier version. The **ACE Software** may include applets and other software that can be useful to use together with the other configuration methods, such as the API.
2. The PyApp is a python wrapper that utilizes a precompiled API object, which is a convenient method for users who want to automate their evaluation process and have direct access to all the features available in the precompiled API object. All Apollo MxFE features are exposed; however, the API may be from an earlier version.
3. The API and the API examples give users direct access to the latest released API in C, with usage examples of the major features within the Apollo MxFE. All Apollo MxFE features are exposed as these features become available in the latest public API release.

The evaluation platform is primarily controlled (programmed) using the **ACE Software** installed on a host PC. Other methods exist, such as direct manipulation using an API version loaded by the user onto the MicroZed board or by scripting from the host PC using common programming languages, such as Python and MATHLAB.

To quickly begin the evaluation of the Apollo MxFE, the only software required is the **ACE Software**. Note that the AD9088 is not supported in ACE Apollo plugin.

For a more advanced user, such as a software developer interested in directly interfacing with the API, a simple SSH client may suffice, such as PuTTY or WinSCP. WinSCP is a good method for users accustomed to the Windows environment because it integrates a simple GUI to visualize the folder structure on the MicroZed board, along with the ability to initiate terminal sessions via PuTTY from within WinSCP. Both PuTTY and WinSCP are available for download online.

The Linux Ubuntu distro on the MicroZed board includes the GCC compiler, as well as a simple C debugger (GNU Project Debugger, GDB).

Note that Analog Devices distributes the Apollo MxFE evaluation software and its associated API through a secure software distribution (SSD) system. Users must create a **myAnalog** account on https://my.analog.com/ to request to be added to the distribution list for the latest ACE Software, PyApp, or API and must submit a software request form at https://form.analog.com/form_pages/software-modules/SRF.aspx. The download link becomes available through your **myAnalog** account.

ACE SOFTWARE

The **ACE Software** is a GUI that controls a precompiled API object through a server link, established with the microZed board. The API object and the server are updated to the latest supported version every time the **ACE Software** is restarted.

Generally, the **ACE Software** uses an earlier API version, typically a few versions behind the latest public API released.

Note that the A version silicon (for example, A0 or A2) is not supported in the current and future software releases.

Installing the ACE Software and Apollo Plug-In

The **Apollo_Installer** plug-in within the **ACE Software** requires a web connection to proceed with its installation. Note that the web connection is required if the **ACE Software** is being installed for the first time. If the installer detects that the correct ACE version is already installed on the host PC, it skips downloading the **ACE Software** and proceeds with the plug-in installation.

Proceed with the default selections to complete the installation.

In some cases, when the **ACE Sofware** encounters run-time errors on a particular host PC, a full reinstallation can be helpful as follows:

1. Scrub the uninstall **ACE Software** if it is already installed on the PC.
   a. Select to uninstall all the SDP drivers and LRF drivers.
   b. Select to uninstall the fx3 drivers.
2. Run the **Apollo_Installer.exe** file as an administrator. Allow the installation to complete.
   a. As part of the installation process, a **Choose Components** window appears that contains an **Apollo ACE Sandbox** check box. Confirm this check box is checked off before proceeding with the installation.
   b. Note that when the **Apollo ACE Sandbox** check box is checked three instances of the **ACE Software** install:
      1. **ACE**
      2. **ACE (Apollo)**
      3. **ACE (x86)**
   c. To use the **ACE Software** with the Apollo MxFE, use the **ACE (Apollo)** instance. Use one of the other two instances for all other **ACE Software** plug-ins from Analog Devices, Inc.
3. At this point, there is a known conflict if **VisualAnalog** is being used. **VisualAnalog** must be installed before the **Apollo_Installer.exe** file is run due to a conflict with system demonstration platform (SDP) driver version issues. If **VisualAnalog** was installed after running the **Apollo_Installer.exe** file, the Apollo_Installer.exe must be reinstalled to overwrite the SDP drivers with the latest versions.

EVALUATION BOARD SOFTWARE SETUP

The **ACE Software** Apollo installer bundles the **ACE Software** core with the latest Apollo MxFE plug-in. However, the **ACE Software** core may prompt the user to update to a newer ACE version. If this happens, cancel out of this prompt and uncheck the automatic update option. Do not update the **ACE Software** to a different version from what was included in the **ACE Software** Apollo installer.

The **ACE Software** automatically configures the Ethernet settings and IPC server settings. Figure 11 and Figure 12 show the correct configurations. These views are accessible by clicking the **Settings** link in the lower left corner of the **ACE Software** GUI.



Figure 11. Ethernet Server Settings in ACE



Figure 12. IPC Server Settings in ACE

EVALUATION BOARD SOFTWARE SETUP

Useful Hints When Debugging and Using the ACE Software

The ACE Software is constantly evolving to improve the experience of its users. Currently, a number of useful features exist that can simplify the evaluation of the AD9084 when using the **ACE Software**, which include the following:

- Be patient. There are multiple software layers that must operate together in order for the evaluation platform to function properly. For example, Ethernet links may take time to establish; the RPC server may be slow to boot due to other activity on the MicroZed board. If the **ACE Software** appears to **not respond** according to Windows, it does not mean it is frozen and needs to be restarted. Be patient and allow it to finish executing the command you previously requested to execute.
- Enable and always use the **Events** tab to get indications of what the **ACE Software** is currently doing, receive error messages, and so on (see Figure 13).



Figure 13. ACE Events Tool

- If the connection to the ADS10-V1EBZ is lost, it can be reset by disabling both the Ethernet boards server (that is, the RPC server) and the IPC server, and then re-enabling the RPC and IPC servers. The settings are accessed as shown in Figure 11 and Figure 12.
  - The hardware must be reconnected in the **ACE Software** within the **Connect Hardware** drop-down menu (see Figure 14). Do not use the **AD9084 Board (Local Only)** setting because it is in hardware emulation mode where the **ACE Software** does not communicate with the actual hardware. Use the **AD9084 Board** setting instead.



Figure 14. ACE Connect Hardware

- The **ACE Log** feature logs most of its activity in an ACE log, which is accessible by clicking on the folder icon in the top right corner of the **ACE Software** window.
  - However, this log only logs RPC commands and not the actual API calls.
  - Note that the error handling mechanism in the **ACE Software** does not have full awareness of the error handling and error messages generated by the API because there is a separate API log for that.
- The **API Log** feature is a useful tool for checking on the device status when debugging a set-up issue. It is accessible within the **ACE Software** through the Apollo MxFE plug-in. To download the **API Log**, click the **API Log File** button in **Tool Box** are of the **Dashboard** view (see Figure 24).
  - The log file is stored on the MicroZed board and can also be accessed manually without using the **ACE Software**.
  - Each click to download the **API Log FIle**, downloads a copy of the running API log file from the MicroZed board. A new file is created only when the MicroZed board is rebooted.
- The **ACE Macro** feature in the ACE Software can record all its activity as a macro that can then be re-executed.
- The **ACE and SPI Sequences** feature records all serial port interface (SPI) transactions to a particular device as a sequence that can then be executed by a memory device, such as an field-programmable gate array (FPGA) and a complex-programmable logic device (CPLD), without using API calls. The ACE Macro previously had awareness of the specific SPI transactions sent to the high-speed converter products. With the introduction of the API, the **ACE Software** no longer has awareness of the SPI commands executed by the API. Instead, the **ACE Software** sends requests to the RPC server on the MicroZed board that then execute one or more API commands.

EVALUATION BOARD SOFTWARE SETUP

Programming the AD9084-FMCA-EBZ

The following steps explain how to setup the AD9084-FMCA-EBZ evaluation board within the **ACE Software** based on the setup explained in the Evaluation Board Software Setup section:.

1. Connect the AD9084 evaluation board and instrumentation as shown in Figure 5 and Figure 9.
   a. Ensure that the FMC+ connector on the AD9084-FMCA-EBZ is aligned with the FMC+ connector on the ADS10-V1EBZ before pressing these boards together. The FMC+ connectors cannot be replaced if a pin is damaged. Proper alignment and careful insertion avoids such problems.
   b. An FMC+ connector extender and saver (Samtec REF-212564-01) is a possible way to reduce the risk of pin damage to the FMC+ connector on the ADS10-V1EBZ. Mounting this on the ADS10-V1EBZ exposes the extender and saver to repeated insertions; therefore, protecting the connector on the ADS10-V1EBZ. If a pin is damaged on the extender and saver, the whole extender and saver can be easily replaced. Using this extender and saver may affect signal integrity; therefore, the user must evaluate the suitability of this alternative for the user application.
   c. FMC standoffs and jack screws (for example, Samtec ASP-199167-01 or Samtec ASP-199167-04) can be used to assist in the safe removal and insertion of the board FMC+ connectors.
   d. The options previously listed are not included with the evaluation kit and are the responsibility of the user.
2. Power on the ADS10-V1EBZ, and allow the MicroZed board to boot up.
   a. Wait until the **PG_C2M** and **PG_M2C** light emitting diodes (LEDs) are lit on the ADS10-V1EBZ data capture and transmit board.
3. Power on the AD9084-FMCA-EBZ evaluation board. A power supply that draws around 1.0A indicates it is a healthy board.
4. Ensure that the clock (if using external off-board clock sources) and analog signals to the AD9084-FMCA-EBZ and ADS10-V1EBZ are powered on and are set to the correct frequencies, if known in advance. See the Setting Up of the Instrumentation section for the signal power specifications.
   a. The device clock frequency and FPGA reference clock frequency are use case specific and are specified in the **ACE DEVICE CONFIG** window (see Figure 20). Frequencies can be adjusted after a use case is selected.
5. Click **ACE (Apollo)** to start the **ACE Software** when it appears in the Windows Analog Devices **Start** menu. If **ACE (Apollo)** does not appear, click **ACE** (see Figure 15).



Figure 15. Starting the ACE Software

6. After several seconds, possibly 10 seconds or so, the RPC server completes initialization, and the plug-in appears in the **Attached Hardware** section within the **ACE Software**. Open the **AD9084 Board** plug-in from within the **Attached Hardware**" section (see Figure 17).
   a. The **ACE Software** does not detect hardware with the AD9084-FMCA-EBZ evaluation board powered down. This software loops until the evaluation board powers on, at which time, the hardware is detected, and the plug-in icon appears after several seconds.
   b. The **Events** tab can show useful status messages during initialization, which also indicate whether the RPC server is being initialized
   c. If within the **Attached Hardware** section an **Essential Plug-in Updates Available**" message appears, users should disregard this message (see Figure 16).



Figure 16. Essential Plug-in Updates Available Message

EVALUATION BOARD SOFTWARE SETUP



Figure 17. Opening AD9084 Board Plug-in in the ACE Software

7. If the **ACE Software** comes with an FPGA image newer than the existing one on the microSD card in the MicroZed board on the ADS10-V1EBZ, the user is prompted to update the FPGA image. If the user clicks **Yes** to load the new FPGA image, this prompt will no longer appear in subsequent runs of the **ACE Software** if the same microSD card is used. If the user clicks **No**, the **ACE Software** proceeds with using the existing FPGA image, and the **FPGA Update** prompt appears the next time the **ACE Software** starts. When this results, click **Yes** (see Figure 18).



Figure 18. FPGA Update Prompt

After the new FPGA image is loaded, the **FPGA Update Done** window appears. Then, click **OK** (see Figure 19).



Figure 19. FPGA Update Done

8. Double-clicking on the **AD9084 Board** plug-in icon in Figure 17 opens the **AD9084 Configuration and Profile Generation** window in the **ACE Software** (see Figure 20).



Figure 20. AD9084 Configuration and Profile Generation Window

EVALUATION BOARD SOFTWARE SETUP

ACE Software Device Profile Generator

An Apollo MxFE device profile contains the parameters and configuration details of a use case. The **ACE Software** is used to generate the device profile in three available configuration modes: quick, basic, and advanced (see Figure 21, Figure 22, and Figure 23). The device profile can be saved, shared, and loaded back into the **ACE Software** (**<filename>.json** or **<filename>.blueprint**) or used by the API (**<filename>.h**). Note that the AD9088 is not supported in ACE Apollo plugin.

The **ACE Software** uses the device profile information to configure the device under test (DUT) when the **Initialize** button is clicked. Note that the initialization process typically takes 1 minute to 2 minutes to complete. If it runs successfully, users will not see any red error indicators anywhere on the screen. A successful setup for the AD9084-FMCA-EBZ shows ~53W to 55W power drawn from the 12V DC power supply.

EVALUATION BOARD SOFTWARE SETUP

Quick Mode

The most simple **ACE Software** configuration mode is **Quick** mode, which is selected as shown in Figure 21. In **Quick** mode, the user can quickly make selections to configure the AD9084 to operate in one of several predetermined use cases, as follows (see Figure 21):

1. Select **Quick** mode in the **Configuration Mode** pull-down menu.
2. Select the board type as **FMCA** in the **Apollo Eval Board Type** pull-down menu.
3. Select from the **SW Trim** pull-down menu. Use **SW5** for the AD9084-FMCA-EBZ.
4. Select from the **DAC Preference** pull-down menu. Use **ALL** for SW5 on the AD9084-FMCA-EBZ.
5. If the user desires to save the device profile being used, the name of the device profile can be specified in the **Profile Name (Ucid)** field.
6. The **User Library** determines the location where the device profile will be saved to or loaded from.
7. Select from the **User Case Selections** pull-down menu one of the available predefined use cases (see Table 2).
8. Select from the **Clock Source** pull-down menu (see the Clocking Schemes (Configurations) section and the Clocking Options section for available clock options). By default, the AD9084-FMCA-EBZ is configured for **On Board Clock Source**.
9. If using external clock source, select **Center** or **Dual** from the **Clock Mode** pull down menu.
10. If using **On Board Clock Source**, the reference clock is generated by **125 MHz** crystal. The reference clock can also be applied externally from the SMA connector (see the Clocking Schemes (Configurations) section).
11. The **ACE Software** calculates the **FPGA Reference Clock:** frequency. This clock must be supplied to the ASD10-V1EBZ by an external signal source if the **External Clock Source** option is being used.
12. Set **JRx Lane Insertion Loss** to **Default** setting for the AD9084-FMCA-EBZ.
13. In **Quick** mode, the only parameter that can be selected and/or changed in the block diagram view in Figure 20 is the ADC **Nyquist Zone** (**First** or **Second**) pull-down menu. This choice informs the **DEVICE CONFIG Profile Generator** regarding which Nyquist zone the signals for the target application reside in.
14. The **Save** button saves the configuration as a **.blueprint**, **.h**, or **.json** file to the location specified in the **User Library** field, using the name specified in the **Profile Name (Ucid)** field. Note that either the **.blueprint** or **.json** formats (not the **xx_summary.json** file) can be loaded back into the **ACE Software**.
15. The **Load** button opens a window displaying contents at the location specified in the **User Library** field. The user has the ability to navigate to a storage location of choice. Either the **.blueprint** file or **.json** file can be selected to be loaded into the **ACE Software** from this window. The path to an existing use case device profile can be specified if the desired use case is not among those available in the **Use Case Selections** drop-down menu. Note that files with the **xx_summary.json** name format contain summary profile information and are not intended for loading a use case device profile into the **ACE Software**.
16. The **Upgrade Library** button reads every blueprint from the **User Library** folder and recreates the device profiles from it in the device profile version of the **ACE Software** version being run. If there were updates to the blueprints from the **DEVICE CONFIG Profile Generator** core, these updates are made to match the new format. The **.blueprint**, **.json**, or **.h** files are also updated. This function is not needed unless there is a change to the device profile format and/or the blueprint format driven by a new software revision.
17. The **Show Library** button opens the Windows **File Explorer**, displaying files at the location specified in the **User Library**.
18. Click **Initialize** after the desired selections are made to initialize the AD9084.
19. Access to ADC Rx capture and DAC Tx vector functions is available when the **Proceed to Tx Vectors** button or **Proceed to Rx Capture** button is clicked. These functions are described in the DAC Vector Transmit section and the ADC Capture section.

To quickly configure the AD9084-FMCA-EBZ evaluation board in one of the predetermined use cases and with its default on-board clocking (ADF4382 and HMC7044), select the desired use case in the **User Case Selections** pull-down menu and click **Initialize**.

EVALUATION BOARD SOFTWARE SETUP



Figure 21. Device Configuration View, Quick Mode

EVALUATION BOARD SOFTWARE SETUP

Basic Mode

Basic mode provides the following additional capabilities over **Quick** mode (note that functions already described in the Quick Mode section are not described again in this section):

1. Select **Basic** mode in the **Configuration Mode** pull-down menu.
2. The **Device Clock** frequency can be specified in **Basic** mode. Changing the **Device Clock** frequency updates the **IBW** and **Data Rate** fields (Label 5). The maximum allowed clock frequency is dependent on the clock **DAC:ADC Ratio** parameter (**1:1** or **2:1**), which is described in the Advanced Mode section. A maximum of 20GHz is allowed for a **DAC:ADC Ratio** = 1:1, and up to a maximum of 14GHz is specified for a **DAC:ADC Ratio** = 2:1.
3. The number of received channels per side can be specified within the **Number of Rx Channels (Per Side)** pull-down menu, and the number of transmitted channels per side can be specified within the **Number of Tx Channels (Per Side)** pull-down menu.
4. The FSRC **Bypass** checkbox is automatically checked as needed based on the **IBW** and **Data Rate** parameters. Unchecking the box allows FSRC to be used. When entering an **IBW** value, it may bypass FSRC again if there is a ratio that does not require FSRC. FSRC has an impact on the **IBW** value. For example, if an **IBW** or **Data Rate** value is set that is not possible without FSRC, and if FSRC is allowed, then the **ACE Software** will find a FSRC value to match that exact **IBW**. If FSRC is manually disabled, the **DEVICE CONFIG Profile Generator** finds the closest possible value to the user-provided **IBW**.
5. The **IBW** and/or the **Data Rate** can be specified. If the entered parameters are not achievable, the **DEVICE CONFIG Profile Generator** automatically fills with the closest compatible numbers. The user may need to iterate to find a valid configuration that is suitable for the target application.
6. Click **Initialize** after the desired selections are made to initialize the AD9084.



Figure 22. Basic Configuration Mode

EVALUATION BOARD SOFTWARE SETUP

Advanced Mode

Advanced mode adds the following significant **DEVICE CONFIG Profile Generator** functionality (note that information on the AD9084 configurations and terminology not defined in this user guide is available in the UG-2300 Device User Guide):

1. Select **Advanced** in the **Configuration Mode** pull-down menu.
2. The **Enable DAC Shuffle** checkbox is selected by default. Therefore, DAC shuffle is enabled to randomly select (shuffle) MSB current sources.
3. Use the **ADC Random/Sequential** pull-down menu to select the ADC interleaving method.
4. Use the **DAC:ADC Ratio** pull-down box to select the DAC and ADC relative clock frequencies (**1:1** or **2:1**). Selecting **1:1** configures the DAC core sample rate and ADC core sample rate to be equal to each other (20GHz maximum), and selecting **2:1** configures the DAC core sample rate to be twice the ADC core sample rate. In this case, the maximum allowed clock frequency is 14GHz (applied to the clock pins), which results in a DAC sample rate of 28GSPS and an ADC sample rate of 14GSPS.
5. Use the **JESD Version** pull-down menu to select **JESD 204B** or **JESD 204C**.
6. Check the **Allow Lane Rate Adapt** check box to allow the **Lane Rate Strategy** to utilize **Lane Rate Adaptation**. Not checking this box means that only **Sample Repeat** or **Invalid Sample Insertion** can be used to rate match, if **RateMatch** is selected as the **Lane Rate Strategy** as follows.
7. Select from **Lane Rate Strategy** pull-down menu:
   a. **None** means that there is no lane rate matching performed. The user configuration determines the lane rate, and an error is reported if no matching JESD quick configuration modes are found.
   b. **Warning Only** is the same as **None** except that an additional warning is issued informing the user of a mismatch with the **Target Lane Rate**.
   c. **RateMatch** means that one of the lane rate strategies (**FSRC-Invalid-Sample-Insertion/Deletion**, **Sample Repeat**) is used to attempt to match the **Target Lane Tate**. The FSRC can also be utilized to match the **Target Lane Tate** if it is enabled. A warning is issued if the target is not met.
8. The **Use Target Lane Rate** check box targets the lane rate specified in the **Target Lane Rate** field.
9. The **Minimum Lane Rate** box is the theoretical minimum with FSRC enabled ignoring any clock constraints.
10. The **Lane Rate (Matched)** box is the rate that will be used for all links.
11. A latency calculator tool has been integrated into the **DEVICE CONFIG Profile Generator**. The estimated latency for both the receive and transmit paths will be displayed in the **DEVICE CONFIG** wizard.
12. Select to configure **Side A and B** together or separately
13. Functional block parameters can be configured in the **Block Diagram View**. This view represents one side of the device. Configurations made in this window are reflected in the **DEVICE CONFIG** wizard on the left side of the screen. The functional blocks in this diagram are described in the UG-2300 Device User Guide.
14. Click **Initialize** after the desired selections are made to initialize the AD9084.
15. Click **Dashboard** to move to the **Dashboard** window (see the Dashboard View (Available in All Configuration Modes) section for additional information).

EVALUATION BOARD SOFTWARE SETUP



Figure 23. Advanced Configuration Mode

EVALUATION BOARD SOFTWARE SETUP

Dashboard View (Available in All Configuration Modes)

1. The NCO frequencies can be set any time after the **Initialize** setup process has completed. If 0Hz (no frequency translation) is desired, enter **0 Hz** into all of the NCO frequency fields. The individual NCO frequency fields are activated by clicking the **Set Individual NCOs** check box. The **Update NCOs(NCOs will reset)** button must be clicked for the desired NCO settings to take effect.
2. To read the temperature sensors on the AD9084 click **Read Sensor Temperatures**.
3. Click **Power Readback** to populate the **Power Readback** fields shown in Figure 24. The numbers shown in Figure 24 are for illustration only; real power numbers depend on the configuration. For board versions prior to the AD9084-FMCA-EBZ Revision C, several of the fields show as being zero, and the **Total Power** number does not include power from all domains.
4. **NCO Test Mode** is enabled and controlled from these fields. See the NCO Test Mode section for more information.



Figure 24. Dashboard

EVALUATION BOARD SOFTWARE SETUP

DAC Vector Transmit

Take the following steps to prepare and create vectors for DAC transmitting:

1. Click **Proceed to Tx Vectors**. Alternatively, enable **System Explorer** from the **Tools** tab, expand the **Run Time** section, and select **Tx Vectors** (see Figure 25).



Figure 25. Tx Vectors Selection

2. Under the **DATA TRANSMIT** are, click the **Vectors…** button (see Figure 26).



Figure 26. Data Transmit Vectors

3. Take the following steps to create a **Single Tone Vector** (see Figure 27):
   a. Under the **ADD** area, select **Single Tone Vector +** generation.
   b. Change the **Data Rate** box to the same value shown in the **Sample Frequency** box (see Figure 26).
   c. Select the **Desired Frequency** for the DAC. Note that this frequency is offset (shifted) by the numerically controlled oscillator (NCO) frequency set in the **Dashboard** (see Figure 24).
   d. The **Resolution** is the same as the **Np** (N') parameter for the use case running. **Np** (N') is shown in the **DEVICE CONFIG** section and block diagram in Figure 21, Figure 22, and Figure 23.
   e. Set **Attenuation**.
   f. Select the **Generate Complex Data** checkbox if the baseband signal is in quadrature (I/Q).
   g. Click **Preview** to generate a graphical display of the vector waveform.



Figure 27. Generating and Previewing a Single Tone

4. Return to the **Tx Vectors** view and take the following steps to play the Tx vectors on the DACs (see Figure 28):
   a. Select a vector for all DAC channels and sides, even for the DAC channels that are not used.
   b. Click **Download** to download the vectors.
   c. Click **Play** to play the vectors.



Figure 28. Downloading the Vector to the DACs

5. From the **Dashboard** view (see Figure 24), set the NCO frequency within the **NCO Settings** area to the desired frequency to mix with the baseband signal.
6. At this point, the desired tone appears at the DAC outputs.

EVALUATION BOARD SOFTWARE SETUP

ADC Capture

Take the following steps to capture ADC outputs and vie time domain and fast Fourier transform (FFT) waveforms:

1. Click **Proceed to Rx Capture**. Alternatively, enable **System Explorer** from the tools tab, expand the **Run Time** section, select **Rx Capture**. See Figure 29



Figure 29. Rx Capture Selection

2. The **FFT Analysis** window then opens. From the left-hand pane, select the **FFT** option (see Figure 30).
3. Click **Run Once** to display the captured FFT (see Figure 30). **Run Continuously** sometimes leads to ADC capture errors; however, this is not related to the AD9084 and does not indicate an issue with the AD9084.
4. An FFT from the captured data displays as shown in Figure 30. With a single tone sinusoid input at 2.60GHz and the CNCO set to 2.5GHz and FNCO set to 5MHz, the captured tone appears at ~95MHz. The number of samples to capture for calculating the FFT is specified in the **Sample Count** pull-down menu. Note that higher sample counts result in a proportionally narrower FFT bin width, lower bin noise, and increased FFT frequency resolution.



Figure 30. Single Tone FFT at 2.6GHz from ADC_A0

EVALUATION BOARD SOFTWARE SETUP

Apollo MxFE Features Currently Supported in the ACE Software

The following sections detail the general features supported within the ACE Software; however, it is not meant to be an exhaustive list of all the available features.

Clocking Options

Apollo MxFE evaluation boards support different clocking configurations as described in the Clocking Schemes (Configurations) section. Use the **Clock Source** pull-down menu shown in the Apollo **DEVICE CONFIG** wizard section under the **Clocks and Data Rate** area (see Figure 31).



Figure 31. Apollo Clocking Options

See the Evaluation Board Connection Overview section for further details on hardware required to evaluate the AD9084, including the ADS10-V1EBZ and the AD9084-FMCA-EBZ evaluation boards. Note that the FPGA reference clock source must be synchronized to the Apollo clock source. In addition, hardware changes are required for the **External Clock Source** option.

The **External Clock Source** option is used to supply Apollo direct clock and FPGA reference clock from external signal sources. Note that the FPGA and Apollo clocks must be synchronized and hardware changes are required on the Apollo MxFE evaluation board as described in the Clocking Schemes (Configurations) section.

Using the **On Board Clock Source (ADF4382)** option, the Apollo clock is supplied by an on-board ADF4382. In this configuration, a reference clock signal must be applied to J17 on the Apollo MxFE board. The FPGA reference still must be applied from an external source and synchronized to the J17 reference clock signal. When the **On Board Clock Source (ADF4382)** option is selected, an **ADF4382 Reference Clock** field appears in the Apollo **DEVICE CONFIG** wizard. This field automatically fills with the default reference frequency that works with the selected Use Case. The user can choose and enter an integer frequency from 10MHz to 500MHz, as required, for the application. Note that hardware changes are also required for this on-board clock source option. See the Clocking Schemes (Configurations) section for additional information.

The **On Board Clock Source (ADF4382 & HMC7044)** option is the default configuration. In this option, both the Apollo clock and FPGA reference clock are supplied by an on-board ADF4382 and HMC7044. When the **On Board Clock Source (ADF4382 & HMC7044)** option is selected, an **External Reference Clock** field appears in the Apollo **DEVICE CONFIG** wizard. This field automatically fills with the default reference frequency that works with the selected Use Case. The user can choose and enter an integer frequency from 10MHz to 500MHz, as required, for the application.

Using the **On Board Clock Source (HMC7044 w/PLL)** option, both Apollo and FPGA reference clocks are supplied by an on-board HMC7044. This option enables Apollo on-chip PLL of which the frequency is limited to 14GHz.

EVALUATION BOARD SOFTWARE SETUP

PFILT

The **PFILTER CONFIGURATION WIZARD** can be found in the **System Explorer** tab (see Figure 32). If a device profile is loaded with **PFilter** enabled, the **ACE Software** configures and loads the coefficients during initialization, and they then come up active. The PFILT block can also be enabled during run-time (see the **Enable PFilter** area of Figure 32). Coefficients can be loaded from the device profile or a text file on your local machine. Select **PFilter Mode** by going to the **Enable PFilter** section and using the **PFilter Mode** pull-down menu. Current support includes **Dual Real Mode**, **Half Complex 0**, and **Half Complex 1** (for more information on these modes see the AD9084 Design User Guide (UG-2300)). Once the mode and coefficients are selected, click **Apply** for them to take effect.



Figure 32. PFILT Configuration

EVALUATION BOARD SOFTWARE SETUP

CFIR

Cfir Configuration is available for Rx only in the **System Explorer** (see Figure 33). If a device profile is loaded with CFIR enabled, ACE configures and loads coefficients during initialization and they come up active. During run time, the coefficients can be loaded from a text file on your local machine. Once the coefficients files have been selected, press apply for the coefficients to take effect. Five preloaded sample coefficient files (two low pass, two high pass, and one zeros) are included and located at **C:\ProgramData\Analog Devices\ACE\Plugins\Board.AD9084.xxxx\content\Examples\filters**. Each Rx CFIR can send its data down one of two datapaths. The CFIR block can store two hopping profiles (each containing filter coefficients) that the device can hop between. CFIR hopping field allows the user to select which hopping profile to use.



Figure 33. CFIR CONFIGURATION WIZARD

EVALUATION BOARD SOFTWARE SETUP

Buffer Memory (BMEM) Capture and Arbitrary Waveform Generator (AWG)

The Rx BMEM feature has the ability to capture outputs from the ADC cores prior to any digital processing or to generate a stored digital waveform and send it down the datapath.

The BMEM capture feature is available in the **CAPTURE** pane of the **Rx Capture** window. To select this feature, select the **Capture Through RAM** in the **Data Capture Type** pull-down menu (see Figure 34). Click **Run Once** in the **Rx Capture** window with **Capture Through RAM** selected to produce a full bandwidth (no decimation) FFT. The number of samples is fixed at 64k per channel when using the BMEM capture feature.



Figure 34. BMEM Capture Feature Selection

The waveform generation capability of the Rx BMEM can be exercised with a single tone by using the controls shown in Figure 35 within in the **Rx Capture** window and by following these steps:

- Select **Capture Through JESD Interface** option in the **Data Capture Type** field.
- Select Rx channels to receive the BMEM signal. Set AWG frequency.
- Click **Configure AWG** to load a sinusoid into the buffer of the BMEM and start a new AWG play.
- Click **Run Once** to capture waveforms sent from BMEM.
- With AWG frequency at 3GHz, the captured tone must appear at ~495MHz as CNCO is set to 2.5GHz and FNCO is set to 5MHz.

Note the following:

- BMEM AWG and BMEM capture cannot both be selected simultaneously. One or the other must be chosen.
- The signal created by BMEM AWG is subject to any digital signal processing (DSP) functions configured in the Rx datapath.
- The signal captured by BMEM is prior to any DSP.



Figure 35. Waveform Generation of the Rx BMEM

NCO Test Mode

NCO Test Mode uses the NCOs in the digital datapath of both or either of the Rx and Tx paths to create a single tone at the frequency chosen by the user. Within the Tx path, the **NCO Test Mode** tone is fed to the DACs, and the resultant analog output can be observed on a spectrum analyzer, or the DAC output can be connected to the ADC inputs by a coax cable and observed on the ADC output FFT. Within the Rx path, the **NCO Test Mode** creates a digital test tone and sends it down the Rx datapath. This tone can be captured at the JESD interface and observed the same way any other ADC output is captured and observed.

The following **NCO Test Mode** controls are available in the **ACE Software** window (see Figure 36):

- Amplitude can be adjusted by using the **Tx NCO Power** and **Rx NCO Power** pull-down menus. The power options are **Full Scale** (Fs), **Fs/2**, and **Fs/4**.
- Both or either CNCO and/or FNCO can be enabled by checking the appropriate box in the NCO Test Mode area.
- When **Tx CNCO Test Mode Enable** or **Rx CNCO Test Mode Enable** is selected, the **ACE Software** uses coarse NCO setting values and ignores FNCO setting values.
- When **Tx FNCO Test Mode Enable** or **Rx FNCO Test Mode Enable is selected**, the **ACE Software** uses coarse NCO setting values in addition to the FNCO setting values.
- New updated NCOs setting values will not execute until the appropriate box in the **NCO Test Mode** area is unchecked and rechecked.

EVALUATION BOARD SOFTWARE SETUP

Figure 36. NCO Test Mode Controls Within the ACE Software

Rx NCO frequency guidelines include the following:

- Rx FNCO in **NCO Test Mode** only works at frequencies less than 1/2 the iBW.
- To avoid having the resultant spectrum appearing artificially noisy, the Rx CNCO and Rx FNCO values must be something other than SAMPLE_FREQUENCY/N, where SAMPLE_FREQUENCY is the frequency of the ADC sampling clock, and N is an integer.

Debug

System Explorer contains a **Debug** tab that opens various inspection functions that are useful for status and debug purposes (see Figure 37).

Select the desired channel and Tx and/or Rx in the pull-down menus and then click the associated inspection button to produce the status and debug information (see Figure 37).



Figure 37. Debug Tab

EVALUATION BOARD SOFTWARE SETUP

Loopback 0

Loopback 0 can be found in **System Explorer** under the **Loopback0 Configuration**. Loopback 0 loops back an ADC input to a given DAC on the same side (A or B). The loopback feature is internal to the device. To turn on and off Loopback 0, select the **Enable Loopback0 Mode** check box (see Figure 38). Use the **Set Loopback Crossbar** drop-down menus within the **CROSSBAR CONFIGURATION WIZARD** to select which ADC input to route to which DAC (see Figure 38).



Figure 38. Enabling Loopback 0 Mode

Known Issues

Known issues for the Apollo MxFE evaluation board setup follow:

1. The **ACE Software** does not load the common vector options (see Figure 39), which is related to a bug in the **Core ACE Software**. The only known fix is to restart the **ACE Software**.



Figure 39. Common Vector Options

2. The MicroSD card image that is provided together with the Apollo MxFE evaluation board is designed to automatically program the FPGA on the ADS10-V1EBZ. However, occasionally, the FPGA loading does not fully complete and corrupts. When this happens, the **FPGA DONE** LED (DS11) and **FPGA INITB** LED (DS8) on the ADS10-V1EBZ data capture and transmit board repeatedly turn on and off. Power off the ADS10-V1EBZ and power it back to stops this. The normal expected sequence is as follows:
   a. Power on the ADS10-V1EBZ.
   b. The MicroZed™ board then loads its FPGA (Zynq) image from the microSD card and starts the embedded remote procedure call (eRPC) server.
   c. Then, the SSH connection to the MicroZed (192.168.0.10) is successful.
   d. The ADS10-V1EBZ FPGA is then programmed, and **FPGA_DONE** LED is lit.
   e. The ADS10-V1EBZ **PG_C2M** and **PG_M2C** LEDs are lit
   f. Switch on the power on to the AD9084-FMCA-EBZ.
   g. The ADS10-V1EBZ then signals the AD9084-FMCA-EBZ to power up. A string of LEDs by the power connector light up to indicate **power good**, and the fan starts rotating.
   h. Finally, the evaluation board can be programmed using the **ACE Software**, PyApp, or the API.
3. Occasionally, the **ACE Software** does not start the server automatically. If the **ACE Software** shows a starting server error, take the following steps:
   a. Open a command prompt and SSH into the MicroZed with the same login credentials as before. The full command is SSH **root@192.168.0.10** (**Password**: **analog**).
   b. Using standard Linux commands, navigate to the **home/analog** folder **root@ADS10Apollo:/# cd /home/analog**.
   c. Create the Apollo server manually: **root@ADS10Apollo:/home/analog# ./ApolloServer**.
4. A power delivery network (PDN) fault can occur due to the power transients when the Apollo MxFE is reinitialized into the same or a different configuration. It is advisable to push the PDN resequencing switch (see Evaluation Board Photographs) before reinitializing the Apollo MxFE.
5. If the evaluation setup has any issues after changing device configuration, changing software, changing hardware connections, and so on, it is recommended to power cycle the boards as previously described.

EVALUATION BOARD SOFTWARE SETUP

PYTHON APPLICATION (PYAPP)

The Apollo MxFE PyApp is an alternate method for interfacing to the Apollo SPI register map similar to using the API and is included in the distribution package together with the **ACE Software** and can be installed using the included executable (see Figure 40). Python 3.8.x interpreter must be installed separately with its installer from the Python website.

An Integrated Development Environment (IDE) software, such as Visual Studio Code (VS Code) or PyCharm, is generally required to view and compile the resulting Python code.

The PyApp installer asks for a location to install the package. Select a location that is easy to access because you must execute the code from that location and use it as your working directory (see Figure 41 and Figure 43).



Figure 40. Python Installer in Evaluation Software Folder



Figure 41. Install Location Selection



Figure 42. one_time_setup Selection

EVALUATION BOARD SOFTWARE SETUP

The installer then asks if you want to create a virtual environment, where all the required Apollo Python wrappers and packages are installed (see Figure 42). It is recommended to select this option. Enter the path to your Python3.8.x executable (if different from the default supplied path), which you have previously installed from python.org. This tells the virtual environment to run with that Python version.

If you select this option, click **ok** when a one_time_setup script asks to run.

Post install package contents can be seen in Figure 43. If you did not run the one_time_setup script, you can also follow the instructions in getting_started.md to obtain all the same installation files. This file subsequently points you to an explanation of package contents in **apollo_app/README.md**.



Figure 43. Package Contents Post Installation

EVALUATION BOARD SOFTWARE SETUP

Configuring the IDE: VS Code

VS Code requires extensions to interpret Python. Ensure installation of the Python extensions. To load the Apollo virtual environment and its interpreter in VS Code, press **Ctrl** + **Shift** + **P**, and type **python select interpreter**. Select **enter interpreter path** and then **find**. Do not pick the native Python 3.8.x interpreter. Navigate to the virtual environment you created and select **Scripts**/**python.exe**. Reload the terminal (**Ctrl** + **~**), and the name of the virtual environment appears before the terminal prompt in parenthesis.

To run code in the IDE, press **Play** in the top right or use the debug feature, which is also in the top right.



Figure 44. VS Code Interpreter Selection



Figure 45. Python Virtual Environment Script Selection

General Use

In general, using the PyApp has a similar feel to the API. APIs, structs, and enums are all accessible in a python syntax (see the Using Enums section and Using Structs section for additional information). Examples in the C API can be used as reference, and the same APIs can be called in the PyApp. The API can also be opened with VS Code and used as a reference for finding new APIs to integrate into Python examples. Python and API logs are generated into a logs folder and are encouraged to be used for debugging. Running the C examples also generates logs that can be compared to those generated in Python.

Defining Hardware Using system_config.py

As described in **apollo_app**/**README.md** installation file, the user starts with editing the **system_config.py** file located in the **config** folder. This file contains hardware revision selections, clocking options, and default device profile selections. Comment or uncomment to select the appropriate default test profile for your board. This line can be changed anytime to point to your own custom profile **.json** path and file. The vector data is the default file location to save files to, which can be changed; however, note that an absolute path is best. The information in this file is used for all examples programs in the directory (including the **main.py** file).

The num_channels parameter is 4 for 4T4R and must be changed to 8 for 8T8R. Clocking options can also be updated between on-board (ADF4382/fmc) and external, as well as the evaluation board type.

When the eval system is powered on, the FPGA image located on the ADS10 uZ is flashed automatically. By default, the PyApp also reflashes the image in the same location. The user can disable this by setting **try_flash_fpga** to **False**, or flash a different image by changing the given image path.

PyApp checks that the firmware in the paths given in **system_config.py** match the firmware paired with the installed PyApp version. It is unusual to change any of the firmware settings. Details on how to change the settings can be found in **README**.

EVALUATION BOARD SOFTWARE SETUP

```
############################ User Settings ############################################################
# Profile Config:
apollo_profile_json = resources_root_dir + "\\AnalogDevices.Apollo.Profiles\\id00_uc06.json" # 4t4r
# apollo_profile_json = resources_root_dir + "\\AnalogDevices.Apollo.Profiles\\id98_uc05.json" # 8t8r

# number of channels [4 | 8]
num_channels = 4

# Set Apollo silicon version [A0 | B0]
apollo_si_ver = SiliconVersion_e.B0

# EVB Revision Select [FMCA | FMCB | FMCC]
eval_board_rev = BoardVersion_e.FMCA

board_has_non_volatile_memory = False

# Dev clock select [Adf4382 | External]
dev_clk_sel = DeviceClkSelect.Adf4382

# SYSREF Clock select [External | Adf4030]
sysref_clk_sel = SysrefClockSelect_e.Adf4030

# FPGA ref select [Fmc | External]
fpga_clk_sel = FpgaClkSelect.Fmc

# ltc6955 ref
ltc6955_ref_hz = 125e6

# Vector Data:
tx_vec_filepath = ".\\vector_data\\Tx_DAC_Vec\\"
rx_capture_filepath = ".\\vector_data\\Rx_ADC_Vec\\"
```

050

Figure 46. config/system_config.py

```
try_flash_fpga = True
server_fpga_raw_img_path = '/home/analog/platform/binaries/ad9084_ads10v1_smapx8.bin'
```

048

Figure 47. FPGA Image Selection

EVALUATION BOARD SOFTWARE SETUP

startup.py

The **startup()** method in the **startup.py** file initializes the Apollo MxFE and any board attach based on inputs from the **system_config.py** file. All standalone example files begin by running the **startup()** file.

```
if __name__ == "__main__":
    hf.clear_scr()
    from config.config_parser import ConfigAssigningParser

    parser = ConfigAssigningParser()
    args = parser.parse_args()

    profile = Profile.load(system_config.apollo_profile_json)
    assert isinstance(profile, Apollo_top_t), log.exception("Profile instance not valid")

    assert profile.profile_cfg.is_8t8r == False, (
        "Got 8t8r profile in fmca_4t4r_fullchip.py example. Make sure the filepath `apollo
    )

    fourT4R_config = FourT4RFullChipConfig()

    with StartUp(profile) as platform:
        run(platform, fourT4R_config)
```

051

Figure 48. Startup() Running for the 4T4R Full Chip Standalone Example

The initialization flow follows the start-up diagram in the UG-2300 Device User Guide. This flow must be followed in the customer application. A dictionary of the Apollo platform is returned from this function, which must be utilized with the **Context Manager**.

Example Files for User Implementation

The example files contain examples that can serve as guides for user implementation. These examples can run standalone or be imported into the higher level **main.py** program, where several examples can run in succession. The current example files include the following:

- **Tmu_read.py** starts up the Apollo MxFE and prints the time measurement unit (TMU) data.
- **Adc_bmem_capture.py** starts up the Apollo MxFE and does a BMEM capture through the ADC. The specified ADCs BMEMs are returned in a dictionary and can be saved to files for plotting. NOTE that these captures are unsigned. **VisualAnalog** can handle this; however, some other plotting tools may need the twos complement to plot correctly.
- **Tx_nco_test_mode.py** starts up the Apollo MxFE and then sets the coarse NCOs to test mode (no JESD data). It does a frequency sweep with the NCO before finishing.
- **Power_readback.py** configures the Apollo MxFE and then reads the power back. It uses a utility in the **power_module** to calculate the total dissipated power as well as to give individual rail information. Note that two of the rails (**I_1P3V_ADC1P0** and **I_VDDA1P0_ADC_SCLK**) are uncorrected. These are corrected and reported as **I_ADC1P0** and **I_ADC_SCLK**. They are left in for reference.
- **Fmcc_8t8r_plotter_example.py** is an example that runs the DACs in NCO test mode. The DAC must be looped externally back into the ADCs. The example opens a plotter in a new browser window and plot each ADC capture as the NCO on the DAC path is swept.
- **Fmca_4t4r_fullchip.py** is the full chip example for the AD9084. Note that a device profile supporting 4T4R must be selected to use this. The transmit portion of this example assumes that M = 4 JESD mode with one complex vector per DAC.
- **Fmca_2t2r_fbw_fullchip.py** is the full chip example for the AD9084 demonstrating full bandwidth (real data only) transmit and capture. Must be used with a profile with M = 1 for all JESD links. Default profile suggested is id99_uc02.
- **Adc_mode_switch.py** helps the ADCs of the Apollo MxFE support two slice modes: random and sequential. This example swaps between the two, calibrates, and captures to demonstrate the feature. The example uses three different methods to switch the mode: via firmware, the register map, and the general-purpose input and output (GPIO).
- **Fft_sniffer.py** is the FFT sniffer base functionality example.
- **Plotter_example.py** puts the DACs into test mode (no JESD) and requires the DAC output to be looped externally to the ADC input. The code opens a browser window to an FFT plotter and sweeps the receiver NCO in 1GHz steps from 1GHz to 8GHz, while sweeping the transmit NCO ±200MHz across the current receiver NCO value (for example, −800MHz to +1200MHz, then −1800MHz to +2200MHz, and so on). The current NCO value is shown in the console output, and the plotted FFT appears in the browser window.
- **Tx_nco_ffh.py** loads 16 different CNCO tuning word profiles and hops between them using direct hopping with both the GPIO and register map, as well as triggered hopping where the next profile is selected via the GPIO or register map, and then activated via a SPI trigger.
- **Sample_repeat_dr.py** is an example for 4T4R that demonstrates dynamic reconfiguration by hopping different interpolation and decimation ratios and padding the JESD links accordingly with repeated samples to maintain the same lane rate with different bandwidths. The trigger for hopping bandwidths can either be SPI or via a trigger pin coming from the FPGA by choosing external_trigger = 0 or 1. The example iterates through the list of bandwidth combinations taking captures for each.

More examples will be added in future releases.

If any example cannot find the logger utility, import the operating system and edit the root directory as shown in Figure 49.

EVALUATION BOARD SOFTWARE SETUP

```
# import pip packages.
import time
import sys, os
import numpy as np

ROOT_DIR = os.path.realpath(os.path.join(os.path.dirname(__file__), '..'))
sys.path.append(ROOT_DIR)
```

Figure 49. Appending the Root Directory

Fmca_4t4r_fullchip.py/fmcc_8t8r_fullchip.py/ fmca_2t2r_fullchip.py

The **fmca_4t4r_fullchip.py**/**fmcc_8t8r_fullchip.py**/ **fmca_2t2r_fullchip.py** examples run the JESD transmit and capture. After startup, ADC background calibration runs, which is a 60sec calibration for ADC performance optimization (see Figure 50). For optimal performance, this calibration must be done with a −7dBFS signal going to each ADC that is used for testing.

```
# Run ADC BG Calibration
log.info("Present -7dBFS tone to ADCs, Press enter to run BG Cal for 60s")
hf.pressEnter()
adc_cal_chans = Apollo_adc_select_e.APOLLO_ADC_A0 | Apollo_adc_select_e.APOLLO_ADC_A1 | Apollo_adc_select_e.APOLLO_ADC_B0 | Apollo_adc_select_e.APOLLO_ADC_B1
adi_apollo.adc_bgcal_unfreeze(adc_cal_chans)
time.sleep(60)
```

Figure 50. ADC Background Calibration

Transmit vectors are generated as 10% and 20% of the baseband data rate and 6dB backoff using the transmit helper functions located in the **apollo_app**/**product_module**/**common**/**transmit** folder. These vectors are loaded to the FPGA to be sent to Side A and Side B, respectively. Once transmit starts, serialization and deserialization (serdes) calibration runs if the lane rate is greater than 16Gbps.

After transmitting, a capture is collected with the ADCs and saved to the **rx_capture_filepath** folder located in the **system_config.py** file. The capture size can be modified using the **capture_size** file variable. Note that too large of a capture may crash the example due to a timeout between the FPGA and PC.

```
# samples per virtual converter.
capture_size = 128 * 1024

cap_data = rx.jesd_capture(adi_fpga_apollo, profile, adcs, capture_size)

# # Save captured IQ Data in txt files.
for i in range(0, len(cap_data)):
    np.savetxt(system_config.rx_capture_filepath + f"apollo_adc_cap_iq_data16_conv_{i}.txt", cap_data[i], fmt="%i")
```

Figure 51. ADC Capture

Runnig Main.py

Each of the examples previously listed can be run directly from the example file, or these examples can be imported into the **main.py** file and run together. The **main.py, startup()** file runs once at the beginning of the program regardless of the number of examples imported. If the **adc_mode_switch** example file runs inside of the **main.py** file, the **adc_mode_sw_enable** argument must be set to **True**, as is shown in Figure 52. Note that the default value is **False**.

```
apollo_startup_config = Apollo_ex_StartupConfig(adc_mode_sw_enable=True,)

with StartUp(profile, apollo_startup_config=apollo_startup_config) as platform:
    board: ApolloBoard = platform.board_ex
    adi_apollo: Apollo_ex = platform.adi_apollo_ex
    adi_adf4382: Adf4382_ex = platform.adi_adf4382_ex
    adi_fpga_apollo: FpgaApollo_ex = platform.adi_fpga_apollo_ex
    adi_hmc7044: Hmc7044_ex = platform.adi_hmc7044_ex
    adi_ltc2977: Ltc2977_ex = platform.adi_ltc2977_ex
    adi_ltc2980: Ltc2980_ex = platform.adi_ltc2980_ex
    adi_ltm4681: Ltm4681_ex = platform.adi_ltm4681_ex
    adi_adl6331: Adl6331_ex = platform.adi_adl6331_ex
    adi_adl6332: Adl6332_ex = platform.adi_adl6332_ex
    adi_adf4030: Adf4030_ex = platform.adi_adf4030_ex
```

Figure 52. Start-Up Object Instantiation

Ensure that scope is maintained until testing is finished. Once the scope of startup is left, the object platform is deleted, transmit on Apollo stops, the server running on the microzed is brought down and deleted, and the API logs are collected from the Microzed.

By default, all the examples are present in the **main.py** file, and can be commented in and out as desired by the user.

EVALUATION BOARD SOFTWARE SETUP

Using Enums

To use enums in the PyApp, start with typing an API and use IntelliSense for VS Code to get the description of the API. The image shown in Figure 53 appears after typing **adi_apollo.cnco.mode_set**, showing the required arguments and their types.



Figure 53. IntelliSense Function Description

Note that in the stop section, the **Apollo_terminal_e** and **Apollo_nco_mixer_mode_e** enums are listed for the first and third arguments; however, for the CNCOs argument, it is looking for an **int**. Looking at the actual docstring description in the lower section, the enum for CNCOs is listed as **adi_apollo_coarse_nco_select_e**, rather than int. However, this is the API enum it is expecting because the PyApp is a Python mirror of the API. To access this enum though Python, it must change to **Apollo_coarse_nco_select_e**; however, either way works. Figure 54 shows a call using all enums.

```
# Set test mode value for all DACs
adi_apollo.cnco.test_mode_val_set(Apollo_terminal_e.APOLLO_TX, Apollo_coarse_nco_select_e.APOLLO_CNCO_ALL, Apollo_cnco_mxr_test_sel_e.APOLLO_CNCO_MXR_TEST_TX_FS_BY2)
```

Figure 54. Use Example of All Enums

EVALUATION BOARD SOFTWARE SETUP

Using Structs

In the PyApp, structs are treated as classes, which is demonstrated at start-up and in the TMU example. The user instantiates an object of whatever struct that is required by the API.



Figure 55. API Requiring a Struct

Once the struct is identified, **Apollo_device_tmu_data_t**, which in this example, creates a variable of that type.



Figure 56. TMU Struct Example

This variable gets passed into the **tmu_get()** API call, and the TMU data can be accessed through the struct. Other structs may have information that must be filled in before passing it into the function. In this case, the struct is created the same way; however, the user see the structs members using IntelliSense and then fill these structs in before passing them into the API. Figure 57 and Figure 58 show that the **adi_apollo.pfilt.mode_pgm()** call expects an **Apollo_pfilt_mode_pgm_t** struct. This struct is created in Figure 58 and can then be given as the argument to the **mode_pgm** function.



Figure 57. Another Struct Example



Figure 58. Members of pfilt_mode Struct

EVALUATION BOARD SOFTWARE SETUP

API AND THE API EXAMPLES

The MicroZed board on the ADS10-V1EBZ runs an Ubuntu Linux distro, which already includes a precompiled version of the API with which the **ACE Software** and the eRPC server communicate to issue hardware commands. Alternatively, the user can upload a particular API source C code that can be compiled directly on the target evaluation platform and executed to configure the evaluation board. The API package includes many example C files that allow the user to quickly execute code to confirm the hardware setup and to isolate potential issues related to the **ACE Software** or Python across its eRPC server.

Uploading the API to the Target (MicroZed Board)

Take the following steps to upload the API to the MicroZed board:

1. Download the most recent version of the API available to you from your **myAnalog** account. As of 12/23/2024, the most recent release is 0.4.58.
2. Initiate a new SSH session. The following example uses WinSCP because it offers a convenient GUI and includes a built-in SSH terminal:
   a. **Host Name: 192.168.0.10**
   b. **User name: root**
   c. **Password: analog**



Figure 59. SSH Session Example

3. Once logged in, copy the API onto the target by dragging it over from your local machine.



Figure 60. API Folder Transfer

4. Once copied, open a command prompt and SSH into the MicroZed board with the same login credentials as used previously. Note that the full command is **ssh root@192.168.0.10** (see Figure 61).



Figure 61. Command Prompt

5. Using standard Linux commands, navigate to the example code that you want to execute and compile the code using the **make clean all** command. The directory in which the code was compiled is the working directory from which the code can be compiled and executed.

Note that the Version A silicon (for example, A0 or A2) is not supported in the current and future software releases.

EVALUATION BOARD SOFTWARE SETUP

API Example: Ads10_apollo_ex_main Full Chip

Take the following steps to execute the **ads10_apollo_ex_main fullchip** API example from the **Examples** folder within the directory structure of the API package, which is loaded by using the steps described in the Uploading the API to the Target (MicroZed Board) section:

1. Navigate to the folder where the **main.c** file of the **ads10_apollo_ex_main** example is located and compile the example code by executing the Linux command **make clean all (B silicon is assumed in the compile, A silicon is no longer supported)**. For example, **cd~ /src/examples/ads10_apollo_ex_main** (or similar path).

```
root@ADS10Apollo:~/src/examples/ads10_apollo_ex_main# make clean all
```

065

Figure 62. Linux Command to Make Clean All for the main.c File of the ads10_apollo_ex_main Example

2. Once the code is compiled, a debug folder is automatically created within the working directory, which includes the **apollo_main** executable. To run the **fullchip** example, use the **./debug/apollo_main fullchip id00_uc06_F** command, passing the example name (in this case, **fullchip**) and using the case name (in this case, **id00_uc06_F**) in the command line.

```
root@ADS10Apollo:~/src/examples/ads10_apollo_ex_main# ./debug/apollo_main fullchip id00_uc06_F
./debug/apollo_main fullchip id00_uc06_F
ADI Apollo Example Code on ADS10 platform
Example: fullchip, Device Profile: id00_uc06_F
Device Clk Source: External
FPGA Clk Source: External
Apollo Side A JTX Lane Rate: 10312500 KHz
Apollo Side A JRX Lane Rate: 10312500 KHz
Apollo Side B JTX Lane Rate: 10312500 KHz
Apollo Side B JRX Lane Rate: 10312500 KHz
DEV REF CLK: 20000.000000MHz
FPGA REF CLK: 156.250000MHz
RX CFIR: disabled
TX CFIR: disabled
RX PFILT: disabled
TX PFILT: disabled
RX FSRC:  enabled
TX FSRC:  enabled
*** Assume ADS10 FPGA image has been configured, power supplies up and ext clock on ***
```

086

Figure 63. Example Command

Note that the **ads10_apollo_ex_main** directory contains many other examples and use cases. Typing the command **./debug/apollo_main fullchip** alone without passing any other parameters produces a list of available examples and use cases, along with command line options for specifying the evaluation board clock configuration options.

3. The full chip example establishes both the transmit and receive links to transmit a signal out of the DACs and to capture signals through the ADC. The signal captured by the ADC is saved as a list of integers (samples) in a **.txt** file, located in /**home/analog/Apollo**. If this directory is not already present on the MicroZed board microSD card, create it manually before running the API examples that store ADC samples. To transfer the captured samples to your PC for further analysis, open WinSCP and drag the files over (see Figure 64).



Figure 64. WinSCP Files Storage

4. At this point, the captured samples can be analyzed on the host PC, using the Visual Analog software or other software tools, such as MATLAB. A typical analysis step is to process the captured time-domain data using a FFT algorithm that converts the signal to its frequency-domain representation.

EVALUATION BOARD SOFTWARE SETUP

Modifying the API Examples

The API examples are a collection of **.c** files that can be modified using a simple text editor. There are multiple ways to make an edit to the code that can be grouped to two main methods: modifying the files directly on the MicroZed board using an SSH terminal or an SFTP client (such as WinSCP) or modifying the files on the local host and reloading the modified version to the MicroZed board. Either method works well, and the choice depends on the personal preference of the user.

While logged in to the MicroZed board, you can use the Vim text editor or another built-in Linux tool. You can also edit the files through WinSCP by right clicking the example code you want to edit and **selecting open with notepad** (or any other text editor), as shown in Figure 65.

After making changes, you must always recompile the code with the **make clean all** command, as describe in the API Example: Ads10_apollo_ex_main Full Chip section.

Note that it is convenient to open two SSH sessions with the MicroZed board: one session through WinSCP, to modify the C files and another session through a terminal to compile and execute the resulting code.



Figure 65. Opening the main.c File of the ads10_apollo_ex_tx_nco API Example Using WinSCP and the Native Text Editor on the Host PC

EVALUATION BOARD SOFTWARE SETUP

Notes on Recompiling (Optional Procedure)

Note that running the **make clean all** command for every recompile takes several minutes. To reduce the time required to recompile after making a localized API change, the time setting on the MicroZed board clock must be changed to be close to the time setting on the PC clock. To accomplish this, take the following these steps:

1. On the PC running the Apollo MxFE evaluation software, open a **cmd** window and type **echo %date% %time**, which results in the following format: Mon 03/04/2024 17:41:53.09.
2. Open an SSH session on the MicroZed board and login as described in the Checking the Host PC Can Connect to the MicroZed Board section. As an alternative to Step 1, the date can be typed in the SSH window, which produces a result in the following format: **Mon Mar 4 17:41:53 EDT 2024**. This result will likely show an incorrect time and date because the MicroZed board clock is not yet synchronized.
3. To set the MicroZed board clock, do the following:
    a. If using the Step 1 format, first, type **timedatectl set-timezone America/New_York** to set the MicroZed board clock timezone to United States Eastern time. Note that a list of available timezones can be obtained by typing **timedatectl list-timezones**. Then, type **date -s "Mon 03/04/2024 17:41:53.09"**" using the actual time produced in Step 1 to set the MicroZed board clock assuming the timezone is on the previous line.
    b. If using the format from Step 2, type **date -s "Mon Mar 4 17:41:53 EDT 2024"** using the actual time and time zone, which sets the MicroZed board clock including the time zone.
4. Compile a clean version, date stamped with the new date from Step 3 (the GCC compiler uses this date to track whether files were modified and need to be recompiled) by using the **make clean all** command.
5. When modifying the example code, GCC can recompile only files that must be recompiled by using the **make all** command.

The MicroZed board clock information is erased at power down; therefore, this optional procedure must be redone after every power cycle of the MicroZed board if a faster API compile capability is required.

EVALUATION BOARD SOFTWARE SETUP

Post Processing Captured ADC Samples in VisualAnalog

While the AD9084 ADC calibration algorithm evaluation is in progress, the ADC FFT shown in the **ACE Software** can include all interleaving spurs in its noise calculation, and therefore, misrepresent the true NSD performance of the AD9084. Because the **ACE Software** is continuously improving and the device calibration algorithms are optimized, it may be required by the user to post process the ADC data outside of the **ACE Software**.

Whether the ADC samples are captured using the **ACE Software** or directly through the API, the **VisualAnalog** software can run an FFT on the ADC samples to accurately represent the actual ADC performance of the AD9084.

Note that the SDP drivers in **VisualAnalog** overwrite the SDP drivers installed by the **ACE Software**. If installing Visual Analog for the first time, reinstall the AD9084 **ACE Software** to overwrite the SDP drivers as follows:

- If captured from the **ACE Software**, **Export** the data and store it in the following location: **C:\Users\adiguest\Desktop\saved_data**. Ensure that you note the file name under which the data is saved (see Figure 66).



Figure 66. Selecting FFT in Analysis Window

- If captured directly by the API, copy the data file from the MicroZed board to the local host, as described in the final steps of the procedure in the API Example: Ads10_apollo_ex_main Full Chip section.
- Open **VisualAnalog** (see Figure 67).



Figure 67. Opening VisualAnalog

- Open the **fft_analysis.vac** canvas from the Desktop. The canvas may also be opened from the **Recent** tab in the **New Canvas** window when **VisualAnalog** opens (see Figure 68).



Figure 68. Opening the VisualAnalog - New Canvas

- Select the file previously saved in the **Pattern Loader** in the **VisualAnalog** canvas (see Figure 69).



Figure 69. Loading the Saved Data in Pattern Loader in the VisualAnalog Canvas

- Ensure that **All files (*.*)** is selected in the open file dialog and select the file in **.csv** format that was saved from the **ACE Software**.
- Click **Open**.
- Click **Run** in **VisualAnalog** (see Figure 70).

Figure 70. Running the VisualAnalog Canvas

- The captured data post processes and displays in the **VisualAnalog** canvas as shown in Figure 71.



Figure 71. Selecting the Saved Data in Pattern Loader in the VisualAnalog Canvas

ORDERING INFORMATION

EVALUATION BOARDS

Table 3.

Model[1]	Description
AD9084-FMCA-EBZ	Apollo MxFE 4T4R differential ADC evaluation board with on-board Marki baluns
AD9088-FMCC-EBZ	Apollo MxFE 8T8R single-ended ADC evaluation with integrated Rx baluns

[1] Z = RoHS Compliant Part.

ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.