不是您想寻找的产品？
提问
在下面提交您的问题，我们将从 ADI 的知识库中给出最佳答案:
搜索
您可以在其他地方找到帮助
特性
- 10 Bidirectional Synchronized Clock (BSYNC) Channels
- Precise BSYNC Time Alignment (<5ps)
- Enables Clock Synchronization in Large Distribution Networks
- Independent Programmable BSYNC Channel Delay
- Precise Path Delay Compensation of Each BSYNC Channel Using Bidirectional Loopback Capability
- Flexible Physical Interface supports PCB trace or cable connections with DC or AC Coupling
- Each BSYNC Channel Supports Gapped Periodic Clocking
- Integrated Time-to-Digital Converter (TDC)
- Integrated Temperature Sensor
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=zh&h=24&w=24&hash=7CDDC996281D9E966D391D97E93C6727){kind=icon}
The ADF4030 provides for 10 BSYNC channels and accepts an input clock signal (REFIN) as a frequency reference for generating an output clock on any BSYNC channels configured as an output. The hallmark feature of the ADF4030 is its ability to time align the clock edges of any one or more BSYNC channels to less than 5ps (at the device pins) with respect to the BSYNC channel selected as the reference BSYNC channel.
The ADF4030 is well adapted for multiple connections with other ADF4030s for synchronizing clock signals in a system. Each BSYNC is bidirectional allowing for reversing the direction of the clock signal to measure the propagation delay of the transmission medium, although round trip constructions that use replica paths are also supported. The bidirectional nature of the round trip delay measurement greatly reduces the error in determining the propagation delay through the BSYNC transmission medium as compared to using a replica path. This makes the ADF4030 capable to time align the clock edges of BSYNC channels across multiple ADF4030, independent of the tree or cascade architecture in which the ADF4030 system is designed. The benefits of bidirectional clocking extend to devices other than the ADF4030 assuming those devices support bidirectional clock exchanges.
The output divider block associated with each BYSNC channel has an optional pseudo-random binary sequence (PRBS) generator for producing gapped periodic clock signals, which supports JESD204B and JESD204BC operation.
The ADF4030 may be used as a stand alone differential time to digital converter (TDC) to measure the difference in time between clocks arriving at its inputs.
The rms jitter of one ADF4030 BSYNC clock is 4.3 ps typ.
The ADF4030 is available in a 48-lead LGA (7 mm × 7 mm) package and operates over the −40°C to +105°C ambient temperature range.
APPLICATIONS
- 5G timing transport high precision synchronization
- Phased array radar
- Automatic test equipment (ATE) pin electronics
- JESD204B/JESD204BC support for analog-to-digital converter (ADC) and digital-to-analog converter (DAC) clocking
提问
在下面提交您的问题，我们将从 ADI 的知识库中给出最佳答案:
搜索
您可以在其他地方找到帮助
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
产品技术资料帮助
ADI公司所提供的资料均视为准确、可靠。但本公司不为用户在应用过程中侵犯任何专利权或第三方权利承担任何责任。技术指标的修改不再另行通知。本公司既没有含蓄的允许，也不允许借用ADI公司的专利或专利权的名义。本文出现的商标和注册商标所有权分别属于相应的公司。
