AD9081

RECOMMENDED FOR NEW DESIGNS

MxFE™ Quad, 16-Bit, 12GSPS RFDAC and Quad, 12-Bit, 4GSPS RFADC

Data Sheet (Rev. 0) Product Selection Table
Part Models
4
1ku List Price
Starting From $1177.00
Viewing:

Part Details

  • Flexible, reconfigurable common platform design
    • 4 DACs and 4 ADCs (4D4A)
    • Supports single, dual, and quad band
    • Datapaths and DSP blocks are fully bypassable
    • DAC to ADC sample rate ratios of 1, 2, 3, and 4
    • On-chip PLL with multichip synchronization
      • External RFCLK input option for off-chip PLL
  • Maximum DAC sample rate up to 12 GSPS
    • Maximum data rate up to 12 GSPS using JESD204C
    • Useable analog bandwidth to 8 GHz
  • Maximum ADC sample rate up to 4 GSPS
    • Maximum data rate up to 4 GSPS using JESD204C
    • 7.5 GHz analog input full power bandwidth (−3 dB)
  • ADC ac performance at 4 GSPS, input at −2.7 GHz, −1 dBFS
    • Full-scale input voltage: 1.4 V p-p
    • Noise density: −147.5 dBFS/Hz
    • Noise figure: 26.8 dB
    • HD2: −67 dBFS
    • HD3: −73 dBFS
    • Worst other (excluding HD2 and HD3): −79 dBFS at 2.7 GHz
  • DAC ac performance at 12 GSPS
    • Full-scale output current range: 6.43 mA to 37.75 mA
    • Two-tone IMD3 (−7 dBFS per tone): −78.9 dBc
    • NSD, single-tone at 3.7 GHz: −155.1 dBc/Hz
    • SFDR, single-tone at 3.7 GHz: −70 dBc
  • SERDES JESD204B/JESD204C interface, 16 lanes up to 24.75 Gbps
    • 8 lanes JESD204B/C transmitter (JTx) and 8 lanes JESD204B/C receiver Rx (JRx)
    • JESD204B compliance with the maximum 15.5 Gbps
    • JESD204C compliance with the maximum 24.75 Gbps
    • Supports real or complex digital data (8-, 12-, 16-, or 24-bit)
  • Versatile digital features
    • Configurable or by-passable DDCs and DUCs
      • 8 fine complex DUCs and 4 coarse complex DUCs
      • 8 fine complex DDCs and 4 coarse complex DDCs
      • 48-bit NCO per DUC or DDC
    • Programmable 192-tap PFIR filter for receive equalization
      • Supports 4 different profile settings loaded via GPIO
    • Programmable delay per datapath
    • Receive AGC support
      • Fast detect with low latency for fast AGC control
      • Signal monitor for slow AGC control
    • Transmit DPD support
      • Fine DUC channel gain control and delay adjust
      • Coarse DDC delay adjust for DPD observation path
  • Auxiliary features
    • Fast frequency hopping and direct digital synthesis (DDS)
    • Low latency loopback mode (receive datapath data can be routed to the transmit datapaths)
    • ADC clock driver with selectable divide ratios
    • Power amplifier downstream protection circuitry
    • On-chip temperature monitoring unit
    • Flexible GPIO pins
    • TDD power savings option and sharing ADCs
  • 15 mm × 15 mm, 324-ball BGA with 0.8 mm pitch
AD9081
MxFE™ Quad, 16-Bit, 12GSPS RFDAC and Quad, 12-Bit, 4GSPS RFADC
AD9081 Functional Block Diagram AD9081 Pin Configuration
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Data Sheet 1

User Guide 2

Application Note 1

Design Note 1

Technical Articles 12

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Device Drivers 3

  • AD908x GitHub Linux Driver Source Code

    • API Device Drivers 1

    Device Application Programming Interface (API) C code drivers provided as reference code that allows the user to quickly configure the product using high-level function calls. The library acts as an abstraction layer between the application and the hardware. The API is developed in C99 to ensure agnostic processor and operating system integration. Customers can port this application layer code to their embedded systems by integrating their platform-specific code base to the API HAL layer.

    To request this software package, go to the Software Request Form signed in with your MyAnalog account and under “Target Hardware” select “High Speed Data Converters” and choose the desired API product package. You will receive an email notification once the software is provided to you.

  • AD9081 GitHub no-OS Driver Source Code

Hardware Ecosystem

Parts Product Life Cycle Description
µModule Buck Regulators 1
LTM8053
RECOMMENDED FOR NEW DESIGNS 40VIN, 3.5A/6A Step-Down Silent Switcher μModule Regulator
Clock Distribution Devices 3
HMC7043
RECOMMENDED FOR NEW DESIGNS

High Performance, 3.2 GHz, 14-Output Fanout Buffer with JESD204B/JESD204C
LTC6953
LAST TIME BUY Ultralow Jitter, 4.5GHz Clock Distributor with 11 Outputs and JESD204B/JESD204C Support
LTC6955
LAST TIME BUY Ultralow Jitter, 7.5GHz, 11 Output Fanout Buffer Family
Clock Generation Devices 2
LTC6952
LAST TIME BUY Ultralow Jitter, 4.5GHz PLL with 11 Outputs and JESD204B / JESD204C Support
HMC7044
RECOMMENDED FOR NEW DESIGNS High Performance, 3.2 GHz, 14-Output Jitter Attenuator with JESD204B and JESD204C Support
Digital Control VGAs 2
ADL6316
RECOMMENDED FOR NEW DESIGNS 500 MHz to 1000 MHz Transmit VGA for Use with RF DACs and Transceivers
ADL6317
RECOMMENDED FOR NEW DESIGNS Transmit VGA for Use with RF DACs and Transceivers
Fully Differential Amplifiers 2
ADL5569
RECOMMENDED FOR NEW DESIGNS 6.5 GHz, Ultrahigh Dynamic Range, Differential Amplifier
ADL5580
RECOMMENDED FOR NEW DESIGNS Fully Differential, 10 GHz ADC Driver with 10 dB Gain
Multiple Output Buck Regulators 3
LTM4633
RECOMMENDED FOR NEW DESIGNS Triple 10A Step-Down DC/DC μModule (Power Module) Regulator
LTM4644
LTM4644-1
Quad DC/DC μModule (Power Module) Regulator with Configurable 4A Output Array
LTM4616
RECOMMENDED FOR NEW DESIGNS Dual 8A per Channel Low VIN DC/DC μModule (Power Module) Regulator
Phase Locked Loop with Integrated VCO 1
ADF4377
RECOMMENDED FOR NEW DESIGNS Microwave Wideband Synthesizer with Integrated VCO
Positive Linear Regulators (LDO) 4
ADP1765
RECOMMENDED FOR NEW DESIGNS 5 A, Low VIN, Low Noise, CMOS Linear Regulator
ADP7158
RECOMMENDED FOR NEW DESIGNS 2 A, Ultralow Noise, High PSRR, Fixed Output, RF Linear Regulator
ADM7172
RECOMMENDED FOR NEW DESIGNS 6.5 V, 2 A, Ultralow Noise, High PSRR, Fast Transient Response CMOS LDO
ADM7150
RECOMMENDED FOR NEW DESIGNS 800 mA, Ultra Low Noise/High PSRR LDO
Ultralow Noise Regulators 1
LTM8063
RECOMMENDED FOR NEW DESIGNS 40VIN, 2A Silent Switcher µModule Regulator
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

High Speed Converter Toolbox for MATLAB

Open Tool

ADIsimPLL™

ADIsimPLL enables the rapid and reliable evaluation of new high performance PLL products from ADI. It is the most comprehensive PLL Synthesizer design and simulation tool available today. Simulations performed include all key non-linear effects that are significant in affecting PLL performance. ADIsimPLL removes at least one iteration from the design process, thereby speeding the design- to-market.

Open Tool

MxFE JESD204 Mode Selector Tool

The JESD204B/C Mode Selector Tool is a simple command line-based Windows executable that can be used to narrow down the number of JESD204x modes to only include those modes that support the user’s specific application use case. The tool guides the user through a use case description flow chart and gives the user a small list of applicable transmit and/or receive modes to choose from. This tool is applicable to the AD9081, AD9082, AD9177, AD9207, AD9209, AD9986, and AD9988.

Open Tool

DAC Companion Transport Layer RTL Code Generator

These command line executable tool generates a Verilog module which implements the JESD204 transmitter transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.

Open Tool

ADC Companion Transport Layer RTL Code Generator Tool

This command line executable tool generates a Verilog module which implements the JESD204 receive transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.

Open Tool

Thermal Models 1

IBIS Model 1

AD9081/AD9082/AD9986/AD9988 AMI Model

Open Tool

S-Parameter 2

Evaluation Kits

eval board
schematic 1
schematic 2
schematic 3
schematic 4
schematic 5
schematic 6
schematic 7
schematic 8
QUAD-MxFE Platform

16Tx/16Rx Direct L/S/C-Band Sampled Phased-Array/RADAR/EW/SATCOM Development Platform

Buy Now View Details

Features and Benefits

Quad-MxFE Digitizing Card
  • Multi-Channel, Wideband System Development Platform Using MxFE
  • Mates With Xilinx VCU118 Evaluation Board (Not Included)
  • 16x RF Receive (Rx) Channels (32x Digital Rx Channels)
    • Total 16x 1.5GSPS to 4GSPS ADC
    • 48x Digital Down Converters (DDCs), Each Including Complex Numerically-Controlled Oscillators (NCOs)
    • 16x Programmable Finite Impulse Response Filters (pFIRs)
  • 16x RF Transmit (Tx) Channels (32x Digital Tx Channels)
    • Total 16x 3GSPS to 12GSPS DAC
    • 48x Digital Up Converters (DUCs) , Each Including Complex Numerically-Controlled Oscillators (NCOs)
  • Flexible Rx & Tx RF Front-Ends
    • Rx: Filtering, Amplification, Digital Step Attenuation for Gain Control
    • Tx: Filtering, Amplification
  • On-Board Power Regulation from Single 12V Power Adapter (Included)
  • Flexible Clock Distribution
    • On-Board Clock Distribution from Single External 500MHz Reference
    • Support for External Converter Clock per MxFE
16Tx / 16Rx Calibration Board
  • Mates to Quad-MxFE Digitizing Card & VCU118 PMOD Interface (Cable Included)
  • Provides Both Individual Adjacent Channel Loopback and Combined Channel Loopback Options
  • Combined Tx Channels Out Via SMA Option
  • Combined Rx Channels In Via SMA Option
  • On-Board Log Power Detectors With AD5592R Output To VCU118 Over PMOD
  • On-Board Power Regulation from Single 12V Power Adapter (Included)
Software Features and Benefits
Easy Control Tools and Platform Interfaces to Simplify Software Framework Developments:
  • IIO Oscilloscope GUI
  • MATLAB Add-Ons & Example Scripts
  • Example HDL Builds including JESD204b/JESD204c Bring-Up
  • Embedded Software Solutions for Linux and Device Drivers
  • MATLAB System Applications GUI
Software Reference Design Examples for ADEF Applications to Reduce Prototyping Time:
  • Multi-Chip Synchronization for Power-Up Phase Determinism
  • System-Level Amplitude/Phase Alignment Using NCOs
  • Low-Latency ADC-to-DAC Loopback Bypassing JESD Interface
  • pFIR Control for Broadband Channel-to-Channel Amplitude/Phase Alignment
  • Fast-Frequency Hopping
  • Calibration Board MATLAB Driver File
  • FPGA Programming MATLAB Script

Product Details

The Quad-MxFE System Development Platform contains four MxFE™ software defined, direct RF sampling transceivers, as well as associated RF front-ends, clocking, and power circuitry. The target application is phased array radars, electronic warfare, and ground-based SATCOM, specifically a 16 transmit/16 receive channel direct sampling phased array at L/S/C band (0.1 GHz to ~5GHz). The Rx & Tx RF front-end has drop-in configurations that allow for customized frequency ranges, depending on the user’s application.

The Quad-MxFE System Development Platform highlights a complete system solution. It is intended as a testbed for demonstrating multi-chip synchronization as well as the implementation of system level calibrations, beamforming algorithms, and other signal processing algorithms. The system is designed to mate with a VCU118 Evaluation Board from Xilinx®, which features the Virtex® UltraScale+™ XCVU9P FPGA, with provided reference software, HDL code, and MATLAB system-level interfacing.

In addition to the Quad-MxFE Digitizing Card, the kit also contains a 16Tx / 16Rx Calibration Board that is used to develop system-level calibration algorithms, or otherwise more easily demonstrate power-up phase determinism in situations pertinent to their own use case. The Calibration Board also allows the user to demonstrate combined-channel dynamic range, spurious, and phase noise improvements and can also be controlled via a free MATLAB add-on when connected to the PMOD interface of the VCU118.

The system can be used to enable quick time-to-market development programs for applications like:

  • ADEF (Phased-Array, RADAR, EW, SATCOM)
  • Communications Infrastructure (Multiband 5G and mmWave 5G)
  • Electronic Test and Measurement

eval board
schematic 9
schematic 10
schematic 11
schematic 12
EVAL-AD9081

AD9081 Evaluation Board

Buy Now View Details

Features and Benefits

  • Fully functional evaluation boards for the AD9081
  • PC software for control with ACE software
  • On-board clocking provided by the HMC7044 manages device and FPGA clocking
  • Option to switch to external direct clocking

Product Details

The AD9081-FMCA-EBZ evaluation board includes all of the support circuitry required to operate the AD9081 in various modes and configurations. The application software used to interface with the device is also described. The AD9081-FMCA-EBZ evaluation board connects to the Analog Devices, Inc., ADS9-V2EBZ for evaluation with the ACE software. The boards can also interface to commercially available field-programmable gate array (FPGA) development boards from Xilinx® or Intel®. Information on how to use these platforms to evaluate the AD9081 or AD9082 is available in the Using the AD-FMC-SDCARD section.

The ACE software allows the user to set up the AD9081 or AD9082 in various modes, and capture analog-to-digital converter (ADC) data for analysis. The DPGDownloaderLite software generates and transmits vectors to the DACs, which can then be sent to a spectrum analyzer for further analysis. For more details, see the AD9081 and AD9082 data sheets, which must be consulted in conjunction with this user guide when using the evaluation boards.

eval board
schematic 13
schematic 14
schematic 15
schematic 16
schematic 17
schematic 18
X-Band Phased Array Platform

Scalable 32 Element Hybrid Beamforming Phased-Array RADAR Development Platform

Buy Now View Details

Features and Benefits

Stingray X/Ku Phased Array Proto-typing Board
  • 32 Channel Analog Phased Array Prototyping Platform
  • 8x ADAR1000 Analog Phased Array Beamforming ICs
  • 32x ADTR Transmit/Receive ICs
  • RF In, RF Out Design
  • Individual RFIO for each BFIC
  • 10 GHz Lattice Spacing
  • Stand-Alone RF Detector/ADC Combo for Calibration
  • PMOD and SDP Connectors for Programming
  • On-Board Power Regulation from Single 12V Power Adapter (Included)

XUD1A X/C Band Up/Down Converter
  • X Band (RF) to C Band (IF) up/down converter
  • 4 TX/RX RF Input/Output via SMA
  • 4 TX IF Inputs via SMPM
  • 4 RX IF Output via SMPM
  • External LO or Internal PLL Options
  • PMOD Connector for Programming
  • Interposer Board via PMOD to allow SDP and FMC Connectors for Programming
  • On-Board Power Regulation from Single 12V Power Adapter (Included)

MxFE Evaluation Board
  • Mates with Xilinx ZCU102 Evaluation Board (Not Included)
  • 4x RF Receive (Rx) Channels (8x Digital Rx Channels)
    • Total 4x 12-bit 4GSPS ADC
    • 8x Digital Down Converters (DDCs), Each Including Complex Numerically-Controlled Oscillators (NCOs)
    • 8x Programmable Finite Impulse Response Filters (pFIRs)
  • 4x RF Transmit (Tx) Channels (8x Digital Tx Channels)
    • Total 4x 16-bit 12GSPS DAC
    • 8x Digital Up Converters (DUCs), Each Including Complex Numerically-Controlled Oscillators (NCOs)
  • Flexible Clock Distribution
    • On-Board Clock Distribution from Single External 500MHz Reference
    • Support for External Converter Clock
  • On-Board Power Regulation Powered by ZCU102 Evaluation Board via FMC Connector

Software Features and Benefits
Easy Control Tools and Platform Interfaces to Simplify Software Framework Developments:
  • MATLAB System Applications GUI
  • Example HDL Builds including JESD204b/JESD204c Bring-Up
  • Embedded Software Solutions for Linux and Device Drivers

Software Reference Design Examples for ADEF Applications to Reduce Prototyping Time:
  • Hybrid Beamsteering Capability
  • System Phase Calibration

Product Details

The X-Band Development Platform contains one MxFE® software defined, direct RF sampling transceivers, X-Band to C-Band Up/Down Converter, and a X/Ku Band analog phased array proto-typing platform. The target application is phased array radars, electronic warfare, and ground-based SATCOM, specifically a X Band 32 transmit/32 receive channel hybrid beamforming phased array radar.

The X-Band Development Platform highlights a complete system solution. It is intended as a testbed for demonstrating hybrid beamforming phased array radar as well as the implementation of system level calibrations, beamforming algorithms, and other signal processing algorithms. The system is designed to mate with a ZCU102 Evaluation Board from Xilinx®, which features the Zynq® UltraScale+™ MPSoC FPGA, with provided reference software, HDL code, and MATLAB system-level interfacing software.

The system can be used to enable quick time-to-market development programs for applications like:

  • ADEF (Phased-Array, RADAR, EW, SATCOM)
  • Hybrid Beamforming
  • Electronic Test and Measurement

eval board
schematic 19
schematic 20
schematic 21
ADS9-V2EBZ

ADS9-V2EBZ Evaluation Board

Buy Now View Details

Features and Benefits

Xilinx Kintex Ultrascale+ XCKU15P-2FFVE1517E FPGA.

  • One (1) FMC+ connector.
  • Twenty (20) 28Gbps transceivers supported by one (1) FMC+ connector.
  • HMC DRAM
  • Simple USB 3.0 port interface.
  • Two micro SD cards are included, "TRX" -- for ADRV9026 evaluation boards and "HSX" -- for MxFE™ evaluation boards.

Product Details

When connected to a specified Analog Devices high speed converter evaluation board, the ADS9-V2EBZ works as a data capture/transmit board. Designed to support the highest speed JESD204B/C data converters, the FPGA on the ADS9-V2EBZ acts as the data receiver for high speed ADC's, and as the transmitter for high speed DAC's.

QUAD-MxFE Platform
16Tx/16Rx Direct L/S/C-Band Sampled Phased-Array/RADAR/EW/SATCOM Development Platform
ADQUADMXFE1EBZ Board ADQUADMXFE1EBZ Evaluation Board - Top View ADQUADMXFE1EBZ Evaluation Board - Bottom View Quad-MxFE Evaluation Board with Lights QUAD-MxFE Block Diagram ADQUADMXFE-CAL Board ADQUADMXFE-CAL Evaluation Board - Top View ADQUADMXFE-CAL Evaluation Board - Bottom View
EVAL-AD9081
AD9081 Evaluation Board
AD9081/AD902 Evaluation Board AD9081 Evaluation Board AD9081 Evaluation Board AD9081 Evaluation Board
X-Band Phased Array Platform
Scalable 32 Element Hybrid Beamforming Phased-Array RADAR Development Platform
X-Band Development Platform Block Diagram AD9081 Evaluation Board ADAR1000EVAL1Z KIT - Bottom View ADAR1000EVAL1Z Evaluation Board - Top View ADAR1000EVAL1Z Evaluation Board - Bottom View EVAL-ADXUD1AEBZ Evaluation Board
ADS9-V2EBZ
ADS9-V2EBZ Evaluation Board
ADS9-V2EBZANGLE-web ADS9-V2EBZBOTTOM-web ADS9-V2EBZTOP-web

Latest Discussions

4 Days Ago
Regarding the output order of the DDC simultaneous conversion results of the AD9081 ADC
1 Weeks Ago
Radiation-hardened AD9081?
3 Weeks Ago
Remapping JESD I/Q datapath to DAC1 or DAC2 on AD9081 + ZCU102
View related discussion on EngineerZone®

Recently Viewed