1. Products
  2. Clock and Timing
  3. Clock Generation and Distribution
  4. Clock Generation Devices
  5. HMC7044


Features and Benefits

  • Ultralow rms jitter: 44 fs typical (12 kHz to 20 MHz) at 2457.6 MHz
  • Noise floor: −156 dBc/Hz at 2457.6 MHz
  • Low phase noise: −141.7 dBc/Hz at 800 kHz, 983.04 MHz output
  • Up to 14 LVDS, LVPECL, or CML type device clocks (DCLKs) from PLL2
    • Maximum CLKOUTx/CLKOUTx and SCLKOUTx/SCLKOUTx frequency up to 3200 MHz
  • JESD204B-compatible system reference (SYSREF) pulses
  • 25 ps analog, and ½ VCO cycle digital delay independently programmable on each of 14 clock output channels
  • SPI-programmable phase noise vs. power consumption
  • SYSREF valid interrupt to simplify JESD204B synchronization
  • Narrow-band, dual core VCOs
  • Up to 2 buffered voltage controlled oscillator (VCXO) outputs
  • Up to 4 input clocks in LVDS, LVPECL, CMOS, and CML modes
  • Frequency holdover mode to maintain output frequency
  • Loss of signal (LOS) detection and hitless reference switching
  • 4× GPIOs alarms/status indicators to determine the health of the system
  • External VCO input to support up to 6000 MHz
  • On-board regulators for excellent PSRR
  • 68-lead, 10 mm × 10 mm LFCSP package

Product Details

The HMC7044 is a high performance, dual-loop, integer-N jitter attenuator capable of performing reference selection and generation of ultralow phase noise frequencies for high speed data converters with either parallel or serial (JESD204B type) interfaces. The HMC7044 features two integer mode PLLs and overlapping on-chip VCOs that are SPI-selectable with wide tuning ranges around 2.5 GHz and 3 GHz, respectively. The device is designed to meet the requirements of GSM and LTE base station designs, and offers a wide range of clock management and distribution features to simplify baseband and radio card clock tree designs. The HMC7044 provides 14 low noise and configurable outputs to offer flexibility in interfacing with many different components including data converters, field-programmable gate arrays (FPGAs), and mixer local oscillators (LOs).

The DCLK and SYSREF clock outputs of the HMC7044 can be configured to support signaling standards, such as CML, LVDS, LVPECL, and LVCMOS, and different bias settings to offset varying board insertion losses.


  • JESD204B clock generation
  • Cellular infrastructure (multicarrier GSM, LTE, W-CDMA)
  • Data converter clocking
  • Microwave baseband cards
  • Phase array reference distribution

Product Lifecycle icon-recommended Recommended for New Designs

This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.

Evaluation Kits (4)

Documentation & Resources

  • View All (15)
  • Data Sheets (1)
  • User Guides (1)
  • Product Selection Guide (1)
  • Videos (4)
  • Technical Articles (6)
  • Webcasts (2)
  • Tools & Simulations

    IBIS Models

    Design Tools

    ADIsimCLK Design and Evaluation Software

    ADIsimCLK is the design tool developed specifically for Analog Devices' range of ultra-low jitter clock distribution and clock generation products. Whether your application is in wireless infrastructure, instrumentation, networking, broadband, ATE or other areas demanding predictable clock performance, ADIsimCLK will enable you to rapidly develop, evaluate and optimize your design.

    Product Recommendations

    HMC7044 Companion Parts

    Recommended Clock Distribution Device

    Design Resources

    ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well.  "Zero defects" for shipped products is always our goal.View our quality and reliability program and certifications for more information.

    Part Number Material Declaration Reliability Data Pin/Package Drawing CAD Symbols, Footprints & 3D Models
    HMC7044LP10BE Material Declaration Reliability Data 68-Lead QFN (10mm x 10mm w/ EP)
    HMC7044LP10BETR Material Declaration Reliability Data 68-Lead QFN (10mm x 10mm w/ EP)
    Wafer Fabrication Data

    PCN-PDN Information

    Select a model from the dropdown below to subscribe to PCN/PDN notifications and view past notifications as well.

    Sample & Buy

    Ordering FAQs

    See our Ordering FAQs for answers to questions about online orders, payment options and more.


    Buy Now Pricing

    (**) Displayed Buy Now Price and Price Range is based on small quantity orders.


    List Pricing

    (*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.


    Lead Times

    Please see the latest communication from our CCO regarding lead times.



    Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.

    Price Table Help


    Evaluation Boards

    Pricing displayed is based on 1-piece.

    Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.

    Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.