AD9209
12-Bit, 4GSPS, JESD204B/C, Quad Analog-to-Digital Converter
Top
New Content (1)
Overview
Features and Benefits
- Flexible reconfigurable common platform design
- Supports single-, dua-l, and quad-band
- Datapaths and DSP blocks are fully bypassable
- On-chip PLL with multichip synchronization
- External RF clock input option for off-chip PLL
- Supports clock input frequencies up to 12 GHz
- Maximum ADC sample rate up to 4 GSPS
- Maximum data rate up to 4 GSPS using JESD204C
- 8 GHz analog input bandwidth (−3 dB)
- ADC ac performance at 4 GSPS
- Differential input voltage: 1.4 V p-p
- Noise density: −151.5 dBFS/Hz
- HD2: −69 dBFS at 2.7 GHz (AIN at −1 dBFS)
- HD3: −76 dBFS at 2.7 GHz (AIN at −1 dBFS)
- Worst other (excluding HD2 and HD3): −79 dBFS at 2.7 GHz
- Auxiliary features
- Phase coherent fast frequency hopping
- ADC clock driver with selectable divide ratios
- On-chip temperature monitoring unit
- Flexible GPIOx pins
- Versatile digital features
- Selectable decimation filters
- Configurable DDCs
- 8 fine complex DDCs and 4 coarse complex DDCs
- 48-bit NCO per DDC
- Programmable 192-tap PFIR filter for receive equalization
- Supports 4 different profile settings loaded via GPIO
- Programmable delay per datapath
- Receive AGC support
- Fast detect with low latency for fast AGC control
- Signal monitor for slow AGC control
- Dedicated AGC support pins
- SERDES JESD204B/JESD204C interface, 8 lanes up to 24.75 Gbps
- 8 lanes per ADCs
- 8 lanes JESD204B/JESD204C Tx (JTx)
- Supports real or complex digital data (8-, 12-, 16-, or 24-bit)
- 15 mm × 15 mm, 324-ball BGA with 0.8 mm pitch
Product Details
The AD9209 is a quad, 12-bit, 4 GSPS analog-to-digital converter (ADC). The ADC input features an on-chip wideband buffer with overload protection. This device is designed to support applications capable of direct sampling wideband signals up to 8 GHz. An on-chip, low phase noise, phase-locked loop (PLL) clock synthesizer is available to generate the ADC sampling clock, simplifying the printed circuit board (PCB) distribution of a high frequency clock signal. A clock output buffer is available to transmit the ADC sampling clock to other devices.
The quad ADC cores have code error rates (CER) better than 1 × 10−20. Low latency fast detection and signal monitoring are available for automatic gain control (AGC) purposes. A flexible 192-tap programmable finite impulse response filter (PFIR) is avail-able for digital filtering and/or equalization. Programmable integer and fractional delay blocks support compensation for analog delay mismatches.
The digital signal processing (DSP) block consisting of two coarse digital down converters (DDCs) and four fine DDCs per pair of ADCs. Each ADC can operate with one or two main DDC stages in support of multiband applications. The four additional fine DDC stages are available to support up to four bands per ADC The 48-bit numerically controlled oscillators (NCOs) associated with each DDC support fast frequency hopping (FFH) while maintaining synchronization with up to 16 unique frequency assignments selected via the general-purpose input and output (GPIOx) pins or the serial port interface (SPI).
The AD9209 supports one or two JTx links that can be configured for either JESD204B or JESD204C subclass operation, thus allowing for different datapath configurations for each ADC. Multidevice synchronization is supported through the SYSREF± input pins.
APPLICATIONS
- Wireless communications infrastructure
- Microwave point-to-point, E-band, and 5G mm wave
- Broadband communications systems
- DOCSIS 3.1 and 4.0 CMTS
- Phased array radar and electronic warfare
- Electronic test and measurement systems
Product Categories
Product Lifecycle
Recommended for New Designs
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
Evaluation Kits (2)
Documentation & Resources
-
Integrated Hardened DSP on DAC/ADC ICs Improves Wideband Multichannel Systems5/1/2021
-
Power-Up Phase Determinism Using Multichip Synchronization Features in Integrated Wideband DACs and ADCs10/1/2020
-
28 nm Analog-to-Digital Converters Enable Next-Generation Electronic Warfare Receiver Systems6/29/2018
-
A Review of Wideband RF Receiver Architecture Options2/1/2017
-
MxFE Evaluation Platform Demonstration Series8/1/2022SERIES
Tools & Simulations
Software and Simulation
IBIS Models
Thermal Models
S-Parameters
ZIP
AD9081/AD9082/AD9986/AD9988 RFIO Models
2.22 M
Keysight ADS workbook and s-parameter files for simulating the frequency response of the AD908x DAC, ADC, and CLK interfaces. See Application note AN-2065: Optimizing RF performance of the AD9081 and AD9082” for instructions on how to use the models.
Design Tools
MxFE JESD204 Mode Selector Tool (Rev. F)
The JESD204B/C Mode Selector Tool is a simple command line-based Windows executable that can be used to narrow down the number of JESD204x modes to only include those modes that support the user’s specific application use case. The tool guides the user through a use case description flow chart and gives the user a small list of applicable transmit and/or receive modes to choose from. This tool is applicable to the AD9081, AD9082, AD9177, AD9207, AD9209, AD9986, and AD9988.
Companion Transport Layer RTL Code Generator Tool (Rev. 1.0)
This command line executable tool generates a Verilog module which implements the JESD204 receive transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.
JESD204x Frame Mapping Table Generator
The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.
ADIsimPLL™
ADIsimPLL enables the rapid and reliable evaluation of new high performance PLL products from ADI. It is the most comprehensive PLL Synthesizer design and simulation tool available today. Simulations performed include all key non-linear effects that are significant in affecting PLL performance. ADIsimPLL removes at least one iteration from the design process, thereby speeding the design- to-market.
Design Resources
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal.View our quality and reliability program and certifications for more information.
| Part Number | Material Declaration | Reliability Data | Pin/Package Drawing | CAD Symbols, Footprints & 3D Models |
|---|---|---|---|---|
| AD9209BBPZ-4G | Material Declaration | Reliability Data | 324-Ball BGA_ED (15mm x 15mm x 1.58mm) | |
| AD9209BBPZRL-4G | Material Declaration | Reliability Data | 324-Ball BGA_ED (15mm x 15mm x 1.58mm) | |
| Wafer Fabrication Data |
Support & Discussions
AD9209 Discussions
RE: Kernel boot failure when adding a new/custom devicetree with petalinux
1 week(s) ago in Linux Software Drivers
RE: AD9209 Sampling / Channel
11 week(s) ago in Speed ADCs
Sample & Buy
Ordering FAQs
See our Ordering FAQs for answers to questions about online orders, payment options and more.
Buy Now Pricing
(**) Displayed Buy Now Price and Price Range is based on small quantity orders.
List Pricing
(*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.
Lead Times
Please see the latest communication from our CCO regarding lead times.
Sampling
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.
Evaluation Boards
Pricing displayed is based on 1-piece.
Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.