AD9213

RECOMMENDED FOR NEW DESIGNS

12-Bit, 10.25 GSPS, JESD204B, RF Analog-to-Digital Converter

Data Sheet (Rev. A) Product Selection Table
Viewing:

Overview

  • High instantaneous dynamic range
  • NSD
    • −155 dBFS/Hz at 10 GSPS with −9 dBFS, 170 MHz input
    • −153 dBFS/Hz at 10 GSPS with −1 dBFS, 170 MHz input
  • SFDR: 70 dBFS at 10 GSPS with −1 dBFS, 1000 MHz input
  • SFDR excluding H2 and H3 (worst other spur): 89 dBFS at 10 GSPS with −1 dBFS, 1000 MHz input
  • Low power dissipation: <4.6 W typical at 10 GSPS
  • Integrated input buffer (6.5 GHz input bandwidth)
    • 1.4 V p-p full-scale analog input with RIN = 50 Ω
    • Overvoltage protection
  • 16-lane JESD204B output (up to 16 Gbps line rate)
  • Multichip synchronization capable with 1 sample accuracy
    • DDC NCO synchronization included
  • Integrated DDC
    • Selectable decimation factors
    • 16 profile settings for fast frequency hopping
  • Fast overrange detection for efficient AGC
  • On-chip temperature sensor
  • On-chip negative voltage generators
  • Low CER: <1 × 10−16
  • 12 mm × 12 mm, 192-ball BGA-ED package

The AD9213 is a single, 12-bit, 6 GSPS/10.25 GSPS, radio frequency (RF) analog-to-digital converter (ADC) with a 6.5 GHz input bandwidth. The AD9213 supports high dynamic range frequency and time domain applications requiring wide instantaneous bandwidth and low conversion error rates (CER). The AD9213 features a 16-lane JESD204B interface to support maximum bandwidth capability.

The AD9213 achieves dynamic range and linearity performance while consuming <4.6 W typical. The device is based on an interleaved pipeline architecture and features a proprietary calibration and randomization technique that suppresses interleaving spurious artifacts into its noise floor. The linearity performance of the AD9213 is preserved by a combination of on-chip dithering and calibration, which results in excellent spurious-free performance over a wide range of input signal conditions. 

Applications that require less instantaneous bandwidth can benefit from the on-chip, digital signal processing (DSP) capability of the AD9213 that reduces the output data rate along with the number of JESD204B lanes required to support the device. The DSP path includes a digital downconverter (DDC) with a 48-bit, numerically controlled oscillator (NCO), followed by an I/Q digital decimator stage that allows selectable decimation rates that are factors of two or three. For fast frequency hopping applications, the AD9213 NCO supports up to 16 profile settings with a separate trigger input, allowing wide surveillance frequency coverage at a reduced JESD204B lane count.

The AD9213 supports sample accurate multichip synchronization that includes synchronization of the NCOs. The AD9213 is offered in a 192-ball ball grid array (BGA) package and is specified over a junction temperature range of −20°C to +115°C.
AD9213
12-Bit, 10.25 GSPS, JESD204B, RF Analog-to-Digital Converter
AD9213 Functional Block Diagram AD9213 Pin Configuration EDN HOT 100
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Data Sheet 1

User Guide 2

Technical Articles 5

Evaluation Design File 1

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Device Drivers 1

Hardware Ecosystem

Parts Product Life Cycle Description
Clock ICs 2
HMC7044
RECOMMENDED FOR NEW DESIGNS High Performance, 3.2 GHz, 14-Output Jitter Attenuator with JESD204B and JESD204C Support
LTC6952
LAST TIME BUY Ultralow Jitter, 4.5GHz PLL with 11 Outputs and JESD204B / JESD204C Support
Fanout Buffers 1
LTC6955
LAST TIME BUY Ultralow Jitter, 7.5GHz, 11 Output Fanout Buffer Family
LDO Linear Regulators 5
LT3042
RECOMMENDED FOR NEW DESIGNS 20V, 200mA, Ultralow Noise, Ultrahigh PSRR RF Linear Regulator
ADP7158
RECOMMENDED FOR NEW DESIGNS 2 A, Ultralow Noise, High PSRR, Fixed Output, RF Linear Regulator
ADP1764
RECOMMENDED FOR NEW DESIGNS 4 A, Low VIN, Low Noise, CMOS Linear Regulator
ADP172
RECOMMENDED FOR NEW DESIGNS 300 mA, Low Quiescent Current, CMOS Linear Regulator
LT3045
RECOMMENDED FOR NEW DESIGNS 20V, 500mA, Ultralow Noise, Ultrahigh PSRR Linear Regulator
Phase-Locked Loop (PLL) Synthesizers 1
ADF4377
RECOMMENDED FOR NEW DESIGNS Microwave Wideband Synthesizer with Integrated VCO
Switching Regulators & Controllers 2
LTM4622A
RECOMMENDED FOR NEW DESIGNS Dual Ultrathin 2A or Single 4A Step-Down DC/DC μModule Regulator
LTM4644
LTM4644-1
Quad DC/DC μModule (Power Module) Regulator with Configurable 4A Output Array
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

AD9213 Remote Evaluation Tool

This tool gives users access to a live AD9213 evaluation board in an Analog Devices lab, connected to signal and clock generators, and an ADS8-V1EBZ FPGA board for data capture. The user is able to run tests on this remote lab bench to evaluate the AD9213 performance at any time, day or night. It is a great way to check performance of the product before, or in lieu of, purchase of an evaluation board. This tool can also be used to compare performance to a user-designed board.

Open Tool

IBIS Model 1

AD9213 AMI Download

Open Tool

Software and Simulation 1

S-Parameter 1

LTspice

LTspice® is a powerful, fast and free simulation software, schematic capture and waveform viewer with enhancements and models for improving the simulation of analog circuits.

Evaluation Kits

eval board
schematic 1
schematic 2
schematic 3
ADS8-V1EBZ

ADS8-V1 Evaluation Board

Buy Now View Details

Features and Benefits

  • Xilinx Kintex Ultrascale XCKU040-3FFVA1156E FPGA.
  • One (1) FMC+ connector.
  • Twenty (20) 16Gbps transceivers supported by one (1) FMC+ connector.
  • DDR4 SDRAM.
  • Simple USB 3.0 port interface.

Product Details

When connected to a specified Analog Devices high speed adc evaluation board, the ADS8-V1 works as a data acquistion board. Designed to support the highest speed JESD204B A/D Converters, the FPGA on the ADS8-V1 acts as the data receiver, while the ADC is the data transmitter.

eval board
schematic 4
schematic 5
schematic 6
EVAL-ADMX6001

DC-Coupled 10GSPS Digitizer Evaluation Board

Buy Now View Details

Features and Benefits

  • Dual-path, low noise design for broad coverage from DC to 5GHz
    • High-speed path with AD9213, a low noise 12-bit ADC running at 10GSPS
    • ADL5580, a fully differential 10GHz ADC driver
    • Precision path with AD4080, a 20-bit, 40MSPS, differential SAR ADC reduces 1/f noise
  • ADC driver input, biased with DAC output voltage, adjusts DC offset of unipolar signal
    • Single-ended unipolar signal with DC offset to differential signal conversion by ADL5580
    • ADL5580 biased by DAC LTC2664 output for maximizing AD9213 input dynamic range
  • FMC+ HSPC connector for interface with Xilinx VCU118 FPGA board

Product Details

The ADMX6001-EBZ is a reference design of a DC-coupled single channel 10GSPS digitizer featuring the AD9213, a low noise, 12-bit high-speed analog-to-digital converter (ADC) and the AD4080, a 20-bit precision ADC. The dual-path design achieves true low noise digitization in the broadband from DC to 5GHz. By biasing the ADC driver ADL5580 with the precision digital-to-analog converter (DAC) LTC2664, the ADMX6001-EBZ is capable of handling unipolar and bipolar signals at various DC levels, maximizing utility of the input dynamic range of AD9213. This design is ideal for high performance time-domain instruments such as time-of-flight mass spectrometry (TOF MS), distributed fiber optic sensing (DFOS), and digital oscilloscope.

This document guides the setup and evaluation of the ADMX6001- EBZ board in conjunction with the Xilinx VCU118 field programmable gate array (FPGA) board.

eval board
schematic 7
schematic 8
schematic 9
schematic 10
schematic 11
schematic 12
EVAL-AD9213

AD9213 Evaluation Board

Buy Now View Details

Features and Benefits

  • Full featured evaluation board for the AD9213 device family.
  • Wide band Balun driven input.
  • No external supply needed. Uses 12V-1A and 3.3V-3A supplies from FMC+ connector on ADS8-V1EBZ FPGA data capture card.
  • Single software interface for device control and analysis through ACE.

Product Details

The AD9213-10GEBZ and AD9213-6GEBZ supports the 10Gsps and 6Gsps models of the AD9213. The AD9213 is a single 12-bit, 10.25 GSPS RF analog-to-digital converter (ADC) with a 6.5 GHz input bandwidth. It has been optimized to support high dynamic range frequency and time domain applications requiring wide instantaneous bandwidth and low code error rates (CER). The AD9213 features a 16-lane JESD204B interface to support its maximum bandwidth capability.

This Preliminary Evaluation design provides all of the support circuitry required to operate the ADC in its various modes and configurations. It is designed to interface directly with the ADS8-V1EBZ FPGA-based data capture card, allowing users to download captured data for analysis. The device control and subsequent data analysis can be performed using the ACE software package.

eval board
schematic 13
schematic 14
schematic 15
EVAL-AD9213-DUAL-EBZ

Wideband Direct RF Sampling 20GSPS Digitizer Platform

Buy Now View Details

Features and Benefits

  • Up to 9GHz RF Direct sampling platform using two AD9213.
  • 20Gsps digitizer platform
  • Configurable to support I/Q sampling at 10Gsps
  • Multichip synchronization capable with 1 sample accuracy (ADF4377)
  • Software and FPGA RTL reference designs
  • Mates with Stratix10 (DK-SOC-1SSX-H-D)

Product Details

This dual AD9213 evaluation board is a wideband direct RF sampling 20GSPS digitizer platform which includes the two 12bit 10 GSPS RF ADCs. The RFADCs are time interleaved by 180 degrees, thus supporting a 20 GSPS sampling system. Synchronization performance is obtained to within 1 sample accuracy using the built-in multichip synchronization capabilities. The clock input interleaving is achieved by using the ADF4377, which is a low jitter microwave wideband synthesizer with an integrated VCO. This dual AD9213 reference design platform provides a path to scale up the bandwidth of interest or be used to enable end user algorithm development.
ADS8-V1EBZ
ADS8-V1 Evaluation Board
ADS8-V1EBZANGLE-web ADS8-V1EBZBOTTOM-web ADS8-V1 Evaluation Board (top)
EVAL-ADMX6001
DC-Coupled 10GSPS Digitizer Evaluation Board
EVAL-ADMX6001 Board Photo Angle View EVAL-ADMX6001 Board Photo Top View EVAL-ADMX6001 Board Photo Bottom View
EVAL-AD9213
AD9213 Evaluation Board
EVAL-AD9213-10GEBZ-B (Angle View) EVAL-AD9213-10GEBZ-B (Top View) EVAL-AD9213-10GEBZ-B (Bottom View) AD9213-6GEBZ Evaluation Board AD9213-6GEBZ Evaluation Board - Bottom View AD9213-6GEBZ Evaluation Board - Top View
EVAL-AD9213-DUAL-EBZ
Wideband Direct RF Sampling 20GSPS Digitizer Platform
EVAL-AD9213-DUAL-EBZ Evaluation Board EVAL-AD9213-DUAL-EBZ Evaluation Board - Top View EVAL-AD9213-DUAL-EBZ Evaluation Board - Bottom View

Latest Discussions

12 Weeks Ago
AD9213 TRIG_X and Source Code
32 Weeks Ago
The FPGA code for AD9213-10GEBZ-B and the ADS8-V1EBZ
33 Weeks Ago
The FPGA code for AD9213-10GEBZ-B and the ADS8-V1EBZ
View related discussion on EngineerZone®

Recently Viewed