warning : PRE-RELEASE


8T8R SoC with DFE, 400 MHz iBW RF Transceiver

Show More showmore-icon

warning : PRE-RELEASE tooltip
warning : PRE-RELEASE tooltip
Part Details
Part Models 2
1ku List Price
price unavailable
  • Eight differential transmitters (Tx)
  • Eight differential receivers (Rx)
  • Two differential observation receivers (ORx)
  • Tunable range: 600 MHz to 6000 MHz
  • Single-band and Multiband (N x 2T2R/4T4R) capability
  • Four individual band profiles within tunable range (band profiles define bandwidth and aggregate sampling rate of a channel)
  • ADRV9040BBPZ-WB supports DPD for 400 MHz iBW/OBW
  • Simplifying system thermal solution
    • 13 W power consumption for all blocks enabled (use case is TDD 200 MHz instantaneous bandwidth and 200 MHz occupied bandwidth, with all blocks (DPD, CFR, and CDUC/CDDC) enabled)
    • 125°C maximum junction temperature for intermittent operation, 110°C for continuous (operating lifetime impact at >110°C can be offset by operation at <110°C based on acceleration factors)
  • Fully integrated DFE (DPD, CDUC, CDDC, and CFR) engine that reduces FPGA resources and halves SERDES lane rate
    • DPD adaptation engine for power amplifier linearization
    • CDUC/CDDC—maximum eight component carriers (CCs) per each transmitter/receiver channel
  • Multistage CFR engine
  • Supports DTx (micro sleep) power saving mode in downlink
  • Supports JESD204B and JESD204C digital interface
  • Multichip phase synchronization for all local oscillator (LO) and baseband clocks
  • Dual fully integrated fractional-N RF synthesizers
  • Fully integrated clock synthesizer
Additional Details
show more Icon

The ADRV9040 is a highly integrated, system on chip (SoC) radio frequency (RF) agile transceiver with integrated digital front end (DFE). The SoC contains eight transmitters, two observation receivers to monitor transmitter channels, eight receivers, integrated LO and clock synthesizers, and digital signal processing functions. The SoC meets the high radio performance and low power consumption demanded by cellular infrastructure applications including small cell base-station radios, macro 3G/4G/5G systems, and massive MIMO base stations.

The receiver and transmitter signal paths use a zero-IF (ZIF) architecture that provides wide bandwidth with dynamic range suitable for contiguous and non-contiguous multi-carrier base-station applications. The ZIF architecture has the benefits of low power plus RF frequency and bandwidth agility. The lack of aliases and out-of-band images eliminate anti-aliasing and image filters. This reduces both system size and cost, also making band independent solutions possible.

The device also includes two wide-bandwidth observation path receiver subsystems to monitor transmitter outputs. This SoC subsystem includes automatic and manual attenuation control, DC offset correction, quadrature error correction (QEC), and digital filtering. GPIOs that provide an array of digital control options are also integrated.

Multi-band capability is enabled by additional LO dividers and wideband operation. This allows four individuals band profiles within the tunable range, so maximizing use case flexibility.

The SoC has fully integrated DFE functionality, which includes carrier digital up/down conversion (CDUC and CDDC), crest factor reduction (CFR), digital predistortion (DPD), closed-loop gain control (CLGC) and voltage standing wave ratio (VSWR) monitor.

The CDUC feature of the ADRV9040 filters and places individual component carriers within the band of interest. The CDDC feature, with its eight parallel paths, processes each carrier individually before sending over the serial data interface.

The CDUC and CDDC reduce serialization/deserialization (SERDES) interface data rates in non-contiguous carrier configurations. This integration also reduces power compared to an equivalent FPGA based implementation.

The CFR engine of the ADRV9040 reduces the peak-to-average ratio (PAR) of the input signal, which enables higher efficiency transmit line ups while reducing the processing load on baseband processors.

The SoC also contains a fully integrated DPD engine for use in power amplifier linearization. The DPD enables the high-efficiency power amplifiers, which reduce the power consumption of base-station radios and the number of SERDES lanes interfacing with baseband processors. The DPD engine incorporates a dedicated long-term DPD (LT-DPD) block, which provides the support for GaN power amplifiers. The ADRV9040 tackles charge-trapping property of GaN power amplifiers with its LT-DPD block, hence improving the emissions and error vector magnitude (EVM). The SoC includes an ARM Cortex-A55 quad core processor to independently serve DPD, CLGC, and VSWR monitor features. The dedicated processor, together with the DPD engine, provides industry leading DPD performance.

The serial data interface consists of eight serializer and deserializer lanes. The interface supports the JESD204C standards, and both fixed and floating-point data formats are supported. The floatingpoint format allows internal automatic gain control (AGC) to be transparent to the baseband processor.

The ADRV9040 is powered directly from 0.8 V, 1.0 V, and 1.8 V regulators and is controlled through a standard SPI serial port. The comprehensive power-down modes are included to minimize the power consumption in normal use. The device is packaged in a 27 mm × 20 mm, 736-ball grid array.


  • 3G/4G/5G time division duplex (TDD)/frequency division duplex (FDD) small cell, massive MIMO, and macro base stations
Part Models 2
1ku List Price
price unavailable

close icon



Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
  • HTML
  • HTML
  • HTML
  • HTML
Software & Part Ecosystem

Software & Part Ecosystem

ADRV9040 Evaluation GUI
Evaluation Kit

Evaluation Kits 1

reference details image


ADS10-V1EBZ Evaluation Board



ADS10-V1EBZ Evaluation Board

ADS10-V1EBZ Evaluation Board

Features and Benefits

Xilinx Virtex Ultrascale+ XCVU35P-3FSHV2892E FPGA.

  • One (1) FMC+ connector.
  • Twenty (24) 32.75Gbps transceivers supported by one (1) FMC+ connector.
  • On-board HBM DRAM in FPGA.
  • Simple USB 3.0 port interface.

Product Detail

When connected to a specified Analog Devices high speed converter evaluation board, the ADS10-V1EBZ works as a data capture/transmit board. Designed to support the highest speed JESD204B/C data converters, the FPGA on the ADS10-V1EBZ acts as the data receiver for high speed ADC's, and as the transmitter for high speed DAC's.
Tools & Simulations

Tools & Simulations 1

Recently Viewed