AD9625
Info : RECOMMENDED FOR NEW DESIGNS
searchIcon
cartIcon

AD9625

12-Bit, 2.6 GSPS/2.5 GSPS/2.0 GSPS, 1.3 V/2.5 V Analog-to-Digital Converter

Show More showmore-icon

Info : RECOMMENDED FOR NEW DESIGNS tooltip
Info : RECOMMENDED FOR NEW DESIGNS tooltip
Part Models 10
1ku List Price Starting From $735.34
Features
  • 12-bit 2.5 GSPS ADC, no missing codes
  • SFDR = 79 dBc, AIN up to 1 GHz at −1 dBFS, 2.5 GSPS
  • SFDR = 77 dBc, AIN up to 1.8 GHz at −1 dBFS, 2.5 GSPS
  • SNR = 57.6 dBFS, AIN up to 1 GHz at −1 dBFS, 2.5 GSPS
  • SNR = 57 dBFS, AIN up to 1.8 GHz at −1 dBFS, 2.5 GSPS
  • Noise spectral density = −149.5 dBFS/Hz at 2.5 GSPS
  • Differential analog input: 1.2 V P-P
  • Differential clock input
  • 3.2 GHz analog input bandwidth, full power
  • High speed 6- or 8-lane JESD204B serial output Subclass 1: 6.50 Gbps at 2.6 GSPS
  • Two independent decimate by 8 or decimate by 16 filters with 10-bit NCOs
  • Supply voltages: 1.3 V, 2.5 V
    • Flexible digital output modes
    • Built-in selectable digital test patterns
  • Timestamp feature
  • Conversion error rate < 10−15
Additional Details
show more Icon

The AD9625 is a 12-bit monolithic sampling analog-to-digital converter (ADC) that operates at conversion rates of up to 2.6 giga samples per second (GSPS). This product is designed for sampling wide bandwidth analog signals up to the second Nyquist zone. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications, such as radar and jamming/antijamming measures.

The analog input, clock, and SYSREF± signals are differential inputs. The JESD204B-based high speed serialized output is configurable in a variety of one-, two-, four-, six-, or eight-lane configurations. The product is specified over the industrial temperature range of −40°C to +85°C.

PRODUCT HIGHLIGHTS

  1. High performance: exceptional SFDR in high sample rate applications, direct RF sampling, and on-chip reference.
  2. Flexible digital data output formats based on the JESD204B specification.
  3. Control path SPI interface port that supports various product features and functions, such as data formatting, gain, and offset calibration values.

APPLICATIONS

  • Spectrum analyzers
  • Military communications
  • Radar
  • High performance digital storage oscilloscopes
  • Active jamming/antijamming
  • Electronic surveillance and countermeasures
Part Models 10
1ku List Price Starting From $735.34

close icon

Documentation

Technical Documents 18
show more Icon

Video

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
AD9625BBP-2.5
  • HTML
  • HTML
AD9625BBP-2.6
  • HTML
  • HTML
AD9625BBPRL-2.5
  • HTML
  • HTML
AD9625BBPRL-2.6
  • HTML
  • HTML
AD9625BBPZ-2.0
  • HTML
  • HTML
AD9625BBPZ-2.5
  • HTML
  • HTML
AD9625BBPZ-2.6
  • HTML
  • HTML
AD9625BBPZRL-2.0
  • HTML
  • HTML
AD9625BBPZRL-2.5
  • HTML
  • HTML
AD9625BBPZRL-2.6
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Mar 9, 2015

- 14_0249

Assembly Transfer of Select CSP_BGA Products to STATS ChipPAC Korea Plant 3

AD9625BBPZ-2.0

PRODUCTION

AD9625BBPZ-2.5

PRODUCTION

AD9625BBPZRL-2.0

PRODUCTION

AD9625BBPZRL-2.5

PRODUCTION

Mar 29, 2022

- 21_0102

Discontinuance of Leaded manufacturing process for HS ADCs

AD9625BBP-2.5

PRODUCTION

AD9625BBP-2.6

PRODUCTION

AD9625BBPRL-2.5

PRODUCTION

AD9625BBPRL-2.6

PRODUCTION

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Mar 9, 2015

- 14_0249

arrow down

Assembly Transfer of Select CSP_BGA Products to STATS ChipPAC Korea Plant 3

AD9625BBPZ-2.0

PRODUCTION

AD9625BBPZ-2.5

PRODUCTION

AD9625BBPZRL-2.0

PRODUCTION

AD9625BBPZRL-2.5

PRODUCTION

Mar 29, 2022

- 21_0102

arrow down

Discontinuance of Leaded manufacturing process for HS ADCs

AD9625BBP-2.5

PRODUCTION

AD9625BBP-2.6

PRODUCTION

AD9625BBPRL-2.5

PRODUCTION

AD9625BBPRL-2.6

PRODUCTION

Software & Part Ecosystem

 
JESD204x Frame Mapping Table Generator
Info:False

The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.

 
JESD204 Interface Framework
Info:False

Integrated JESD204 software framework for rapid system-level development and optimization

Can't find the software or driver you need?

Request a Driver/Software

Evaluation Kits 6

reference details image

AD-FMCADC2-EBZ

AD9625 Evaluation and Synchronization

zoom

AD-FMCADC2-EBZ

AD9625 Evaluation and Synchronization

AD9625 Evaluation and Synchronization

Features and Benefits

  • 2.5 GSPS utilizing JESD204B high speed serial interface
  • Optional on-board or external clocking
  • Specific design and I/O added for multi-board synchronization

Product Detail

The AD-FMCADC2-EBZ is a high-speed data acquisition board featuring the AD9625 single channel ADC at 2500 MSPS, in a FMC form factor which supports the JESD204B high speed serial interface. The AD9625 is a 12-bit monolithic sampling analog-to-digital converter (ADC) that operates at conversion rates of up to 2.5 GSPS. This product is designed for sampling wide bandwidth analog signals up to the second Nyquist zone. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications, such as radar and jamming/anti-jamming measures.

The board meets most of the FMC specifications in terms of mechanical size, mounting hole locations, and more. Although this board does meet most of the FMC specifications, it’s not meant as a commercial off-the-shelf (COTS) board. If you want a commercial, ready to integrate product, please refer to one of the many FMC manufacturers and the FMC specification (ANSI/VITA 57.1).

This board is targeted to use the ADI reference designs that work with Xilinx development systems. ADI provides complete source (HDL and software) to re-create those projects (minus the IP provided by the FPGA vendors, which we use), but may not provide enough info to port this to your custom platform

The design of the board is specifically tailored to synchronizing multiple AD-FMCADC2-EBZ boards together.  For more information on synchronization please refer to A Test Method for Synchronizing Multiple GSPS Converters.

The reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM. It allows programming the device and monitoring its internal registers via SPI.

reference details image

EVAL-AD9625

AD9625 Evaluation Board

zoom

EVAL-AD9625

AD9625 Evaluation Board

AD9625 Evaluation Board

Product Detail

Equipment Needed

  • AC to 12V DC power supplies (2)
  • Analog signal source, anti-aliasing filter and SMA cable
  • Clock source and SMA cable
  • PC running Windows
  • USB 2.0 cable
  • AD9625 Evaluation Board
  • HSC-ADC-EVALEZ FPGA Based Data Capture Board

Helpful Documents

  • AD9625 Datasheet
  • VisualAnalog Converter Evaluation Tool User Manual, AN-905
  • High Speed ADC SPIController Software User Manual, AN-878
  • Interfacing to High Speed ADCs via SPI, AN-877

Software Needed

  • VisualAnalog
  • SPIController

Analog Option

  • Single-Ended to Differential Balun input to AD9625

All documents and software are available at http://www.analog.com/fifo.

For any questions please send an email to highspeed.converters@analog.com.

reference details image

AD-FMCADC3-EBZ

ADA4961 & AD9625 Analog Signal Chain Evaluation and Converter Synchronization

zoom

AD-FMCADC3-EBZ

ADA4961 & AD9625 Analog Signal Chain Evaluation and Converter Synchronization

ADA4961 & AD9625 Analog Signal Chain Evaluation and Converter Synchronization

Features and Benefits

  • 2.5 GSPS utilizing JESD204B high speed serial interface
  • Driver amplifier interface with 21dB voltage gain adjustment
  • Optional on-board or external clocking
  • Specific design and I/O added for multi-board synchronization

Product Detail

The AD-FMCADC3-EBZ is a high speed data acquisition board featuring AD9625 single channel ADC at 2500 MSPS and the ADA4961 Low Distortion, 3.2 GHz, RF DGA driving the converter. The FMC form factor supports the JESD204B high speed serial interface. This product is designed for sampling wide bandwidth analog signals up to the second Nyquist zone. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications, such as radar and jamming/anti-jamming measures.

The board meets most of the FMC specifications in terms of mechanical size, mounting hole locations, and more. Although this board does meet most of the FMC specifications, it’s not meant as a commercial off the shelf (COTS) board. If you want a commercial, ready to integrate product, please refer to one of the many FMC manufacturers and the FMC specification (ANSI/VITA 57.1). This board is targeted to use the ADI reference designs that work with Xilinx development systems. ADI provides complete source (HDL and software) to re-create those projects (minus the IP provided by the FPGA vendors, which we use), but may not provide enough info to port this to your custom platform.

The design of the board is specifically tailored to synchronizing multiple AD-FMCADC3-EBZ boards together. For more information on synchronization please refer to A Test Method for Synchronizing Multiple GSPS Converters.

The reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM. It allows programming the device and monitoring it’s internal registers via SPI.

reference details image

AD-FMCADC7-EBZ

ADL5567 & AD9625 Analog Signal Chain Evaluation and ADF4355-2 Wideband Synthesizer with VCO

zoom

AD-FMCADC7-EBZ

ADL5567 & AD9625 Analog Signal Chain Evaluation and ADF4355-2 Wideband Synthesizer with VCO

ADL5567 & AD9625 Analog Signal Chain Evaluation and ADF4355-2 Wideband Synthesizer with VCO

Features and Benefits

  • Single channel of 2.5 GSPS conversion utilizing JESD204B high speed serial interface
  • Driver amplifier interface with 20dB voltage gain adjustment
  • On-board PLL and VCO setup for clocking or external clocking
  • True DC coupled input and analog input frontend to the ADC, BW = DC to 1.8GHz
  • Product Detail

    The AD-FMCADC7-EBZ is a single channel high speed data acquisition board featuring the AD9625 12bit, ADC sampling at 2500 MSPS and a ADL5567 low distortion, 4.8 GHz, differential amplifier driving the converter. The FMC form factor supports the JESD204B high speed serial interface. All clocking is supported using the on-board ADF4355-2 wideband PLL with VCO. This product is designed for sampling wide bandwidth analog signals from DC to 1.8GHz. The combination of wide input bandwidth, high sampling rate, and excellent linearity of the AD9625 is ideally suited for spectrum analyzers, data acquisition systems, and a wide assortment of military electronics applications.


    The board meets most of the FMC specifications in terms of mechanical size, mounting hole locations, and more. Although this board does meet most of the FMC specifications, it’s not meant as a commercial off the shelf (COTS) board. If you want a commercial, ready to integrate product, please refer to one of the many FMC manufacturers and the FMC specification (ANSI/VITA 57.1).


    This board is targeted to use the ADI reference designs that work with Xilinx development systems. ADI provides complete source (HDL and software) to re-create those projects (minus the IP provided by the FPGA vendors, which we use), but may not provide enough info to port this to your custom platform.


    The design of the board is specifically tailored to allow for true DC coupling on the analog input of the amplifier throughout the signal chain to the converter. Yielding the widest spectrum possible for the AD-FMCADC7-EBZ.


    The reference design includes the device data capture via the JESD204B serial interface and the SPI interface. The samples are written to the external DDR-DRAM. It allows programming the device and monitoring it’s internal registers via SPI.

    reference details image

    AD-FMCADC5-EBZ

    2 AD9625 ADC’s running at 2.5GSPS with an effective sampling rate of 5GSPS

    zoom

    AD-FMCADC5-EBZ

    2 AD9625 ADC’s running at 2.5GSPS with an effective sampling rate of 5GSPS

    2 AD9625 ADC’s running at 2.5GSPS with an effective sampling rate of 5GSPS

    Features and Benefits

    • 2 AD9625 ADC’s interleaved to double sampling rate (shown at 5GSPS)
    • Double FMC wide board requiring two fully populated (transceivers mainly) FMC connectors on the carrier board
    • Includes reference designs to work with commonly available Altera and Xilinx development boards.

    Product Detail

    The AD-FMCADC5-EBZ is a high speed single channel data acquisition board featuring two AD9625 ADCs. The board is provisioned to sample the single input at an effective sampling rate of 5GSPS, with both the ADCs running at 2.5GHz and sampling at both edges (the clocks are 180 out of phase to each other).

    Although this board does meet most of the FMC specifications, it is not meant as a commercial off the shelf (COTS) board. If a commercial, ready to go integrate product is required, please refer to one of the many FMC manufacturers.

    ADI also provides reference designs (HDL and software) for this board to work with commonly available Altera and Xilinx development boards.

    reference details image

    AD-FMCOMMS11-EBZ

    Direct RF to Baseband Transmit Radio

    zoom

    AD-FMCOMMS11-EBZ

    Direct RF to Baseband Transmit Radio

    Direct RF to Baseband Transmit Radio

    Features and Benefits

    • TX
      • 16-bit 12GSPS RFDAC
      • JESD204B Interface
        • 8 lanes up to 12.5Gbps
      • 1x/2x/4x/6x/8x/12x/16x/24x/32x Interpolation
      • 64-bit NCO at max rate
      • Analog Modes of Operation:
        • Normal Mode: 6GSPS DAC rate
          • Synthesis up to 2.5GHz (1st Nyquist)
        • Mix Mode: 6GSPS DAC rate
          • Synthesis in 2nd & 3rd Nyquist zones
        • 2X Normal Mode: 12GSPS DAC rate
          • Synthesis up to 6GHz (1st Nyquist)
        • Excellent dynamic performance
    • RX
      • 3.2GHz full power bandwidth at 2.5GSPS
        • Noise Density = -149.5dBFs/Hz, ENOB = 9.5 bits
        • SFDR = 77 dBc at 1GHz Ain (2.5Gsps)
        • SFDR = 77dBc at 1.8GHz Ain (2.5Gsps)
      • +/-0.3 LSB DNL, +/-1.0 LSB INL
      • Dual supplies : 1.3V and 2.5V
      • 8 or 6 Lane JESD204B Outputs
      • Programmable clipping threshold for Fast Detect output
      • Two Integrated wide band digital down converters (DDC) per channel
        • 10-bit complex NCO
        • 2 cascaded half band filters (dec/8, dec/16)
      • Timestamp for synchronous processing alignment
        • SYSREF Setup/Hold detector
      • Programmable Interrupt (IRQ) event monitor

    Product Detail

    The AD-FMComms11-EBZ board is a system platform board for communication infrastructure applications that demonstrates the Direct to RF (DRF) transmitter and observation receiver architecture. Using high sample rate RFDAC(s) and RFADC(s), a number of components in previous generation transmitters can be eliminated, such as mixers, modulators, IF amplifiers and filters. The objective being to bring the ADC or DAC as close to the antenna as possible, leading to possibly more cost effective and efficient communications solution.

    It is composed of multi-GSPS RF ADC and DAC, AD9625 and AD9162 respectively. The transmit path contains a balun, low pass filter, gain block and variable attenuation to produce an output appropriate for a power amplifier module. Along the observation path, the PA output is coupled back into the board through a variable attenuator, a balun and finally the ADC. Clock management is taken care of on board; all the necessary clocks are generated from a reference. Power management is present as well.

    Tools & Simulations 6

    Recently Viewed