AD9484
8-Bit, 500 MSPS, 1.8 V Analog-to-Digital Converter
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- SNR = 47 dBFS at fIN up to 250 MHz at 500 MSPS
- ENOB of 7.5 bits at fIN up to 250 MHz at 500 MSPS (−1.0 dBFS)
- SFDR = 79 dBc at fIN up to 250 MHz at 500 MSPS (−1.0 dBFS)
- Excellent linearity
DNL = ±0.1 LSB typical
INL = ±0.1 LSB typical
- Integrated input buffer
- LVDS at 500 MSPS (ANSI-644 levels)
- 1 GHz full power analog bandwidth
- On-chip reference, no external decoupling required
- Low power dissipation
670 mW at 500 MSPS—LVDS SDR output - See datasheet for additional features
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The AD9484 is an 8-bit, monolithic, sampling analog-to-digital converter (ADC) optimized for high performance, low power, and ease of use. The part operates at up to a 500 MSPS conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. All necessary functions, including a sample-and-hold and voltage reference, are included on the chip to provide a complete signal conversion solution. The VREF pin can be used to monitor the internal reference or provide an external voltage reference (external reference mode must be enabled through the SPI port).
The ADC requires a 1.8 V analog voltage supply and a differential clock for full performance operation. The digital outputs are LVDS (ANSI-644) compatible and support twos complement, offset binary format, or Gray code. A data clock output is available for proper output data timing.
Fabricated on an advanced BiCMOS process, the AD9484 is available in a 56-lead LFCSP, and is specified over the industrial temperature range (−40°C to +85°C). This product is protected under U.S. and international patents.
PRODUCT HIGHLIGHTS
- High Performance.
Maintains 47 dBFS SNR at 500 MSPS with a 250 MHz input. - Ease of Use.
LVDS output data and output clock signal allow interface to current FPGA technology. The on-chip reference and sample and hold provide flexibility in system design. Use of a single 1.8 V supply simplifies system power supply design. - Serial Port Control.
Standard serial port interface supports various product functions, such as data formatting, disabling the clock duty cycle stabilizer, power down, gain adjust, and output test pattern generation.
APPLICATIONS
- Wireless and wired broadband communications
- Cable reverse path
- Communications test equipment
- Low cost digital oscilloscopes
- Satellite subsystems
- Power amplifier linearization
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9484
Documentation
Filters
1 Applied
-
All
-
Data Sheet
-
Application Note
-
User Guide
-
All
-
English
-
Japanese
-
Chinese
Data Sheet
2
Application Note
31
969 kB
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
User Guide
2
1766 kB
Documentation
Data Sheet 1
User Guide 1
Application Note 11
AN-807: Multicarrier WCDMA Feasibility (Rev.0)
AN-808: Multicarrier CDMA2000 Feasibility (Rev.0)
AN-586: LVDS Outputs for High Speed A/D Converters (Rev.0)
AN-878: High Speed ADC SPI Control Software (Rev.A)
AN-877: Interfacing to High Speed ADCs via SPI (Rev.B)
AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter (Rev.0)
AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs (Rev.0)
AN-835: Understanding High Speed ADC Testing and Evaluation
AN-1142: Techniques for High Speed ADC PCB Layout
AN-905: VisualAnalog™ Converter Evaluation Tool Version 1.0 User Manual
AN-935: Designing an ADC Transformer-Coupled Front End
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9484BCPZ-500 |
56-Lead LFCSP (8mm x 8mm w/ EP)
|
|
|
| AD9484BCPZRL7-500 |
56-Lead LFCSP (8mm x 8mm w/ EP)
|
|
- AD9484BCPZ-500
- Pin/Package Drawing
-
56-Lead LFCSP (8mm x 8mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9484BCPZRL7-500
- Pin/Package Drawing
-
56-Lead LFCSP (8mm x 8mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD9484BCPZ-500
PRODUCTION
AD9484BCPZRL7-500
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD9484BCPZ-500
PRODUCTION
AD9484BCPZRL7-500
PRODUCTION
Software & Part Ecosystem
| Parts | Product Life Cycle | Description | ||
|---|---|---|---|---|
|
Clock Distribution Devices3 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs |
|||
|
Clock Generation Devices5 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, Two 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs |
|||
|
NOT RECOMMENDED FOR NEW DESIGNS |
14-Output, Low Jitter Clock generator |
|||
|
NOT RECOMMENDED FOR NEW DESIGNS |
6 Output, Dual Loop Clock Generator |
|||
|
Digital Control VGAs3 |
||||
|
Obsolete |
Wide Dynamic Range, High Speed, Digitally Controlled VGA |
|||
|
Obsolete |
Wide Dynamic Range, High Speed, Digitally Controlled VGA |
|||
|
LAST TIME BUY |
100 MHz TO 4000 MHz RF/IF Digitally Controlled VGA |
|||
|
Fully Differential Amplifiers1 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
3.3 GHz Ultralow Distortion RF/IF Differential Amplifier |
|||
|
Single-Ended to Differential Amplifiers1 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
Ultralow Distortion Current Feedback Differential ADC Driver |
|||
Can't find the software or driver you need?
Request a Driver/SoftwareEvaluation Kits 2
EVAL-AD9484
AD9484 Evaluation Board
Features and Benefits
- Full featured evaluation board for the AD9484
- SPI interface for setup and control
- External, on-board oscillator, or AD9517 clocking option
- Balun/transformer or amplifier input drive option
- LDO regulator or switching power supply options
- VisualAnalog® and SPI controller software interfaces
Product Detail
The AD9484-500EBZ is an evaluation board for the AD9484, single 8-bit ADC. This reference design provides all of the support circuitry to operate devices in their various modes and configurations, It is designed to interface directly with the HSC-ADC-EVALCZ data capture card, allowing users to download captured data for analysis. The Visual Analog software package, which is used to interface with the device’s hardware, allows users to download captured data for analysis with a user-friendly graphical interface. The SPI controller software package is also compatible with this hardware and allows the user to access the SPI programmable features of the AD9484.
The AD9484 data sheet provides additional information related to device configuration and performance and should be consulted when using these tools. All documents and Visual Analog and SPI Controller are available at the High Speed ADC Evaluation Boards page. For additional information or questions, please email
Resources
HSC-ADC-EVALCZ
FPGA-Based Data Capture Kit
Features and Benefits
- 64kB FIFO Depth
- Works with single and multi-channel ADCs
- Use with VisualAnalog® software
- Based on Virtex-4 FPGA
- May require adaptor to interface with some ADC eval boards
- Allows programming of SPI control Up to 644 MSPS SDR / 800MSPS DDR Encode Rates on each channel
- DDR Encode Rates on each channel
Product Detail
Resources
Software
ZIP
29.79 M
ZIP
ZIP
Tools & Simulations 4
Virtual Eval - BETA
MathWorks® 1
IBIS Model 1
IBIS Model
Visual Analog
