AD9515
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- 1.6 GHz differential clock input
- 2 programmable dividers
Divide-by in range from 1 to 32
Phase select for coarse delay adjust - 1.6 GHz LVPECL clock output
Additive output jitter 225 fs rms
- 800 MHz/250 MHz LVDS/CMOS clock output
Additive output jitter 300 fs rms/290 fs rms
Time delays up to 10 ns - Device configured with 4-level logic pins
- Space-saving, 32-lead LFCSP
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The AD9515 features a two-output clock distribution IC in a design that emphasizes low jitter and phase noise to maximize data converter performance. Other applications with demanding phase noise and jitter requirements also benefit from this part.
There are two independent clock outputs. One output is LVPECL, while the other output can be set to either LVDS or CMOS levels. The LVPECL output operates to 1.6 GHz. The other output operates to 800 MHz in LVDS mode and to 250 MHz in CMOS mode.
Each output has a programmable divider that can be set to divide by a selected set of integers ranging from 1 to 32. The phase of one clock output relative to the other clock output can be set by means of a divider phase select function that serves as a coarse timing adjustment.
The LVDS/CMOS output features a delay element with three selectable full-scale delay values (1.5 ns, 5 ns, and 10 ns), each with 16 steps of fine adjustment.
The AD9515 does not require an external controller for operation or setup. The device is programmed by means of 11 pins (S0 to S10) using 4-level logic. The programming pins are internally biased to ⅓ VS. The VREF pin provides a level of ⅔ VS. VS (3.3 V) and GND (0 V) provide the other two logic levels.
The AD9515 is ideally suited for data converter clocking applications where maximum converter performance is achieved by encode signals with subpicosecond jitter.
The AD9515 is available in a 32-lead LFCSP and operates from a single 3.3 V supply. The temperature range is −40°C to +85°C.
APPLICATIONS
- Low jitter, low phase noise clock distribution
- Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
- High performance wireless transceivers
- High performance instrumentation
- Broadband infrastructure
- ATE
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9515
Documentation
Filters
1 Applied
-
All
-
Application Note
-
Data Sheet
-
Technical Articles
-
Frequently Asked Question
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
1
Application Note
26
359 kB
1076 kB
HTML
Technical Articles
6
URL
URL
URL
URL
URL
URL
Frequently Asked Question
1
HTML
Documentation
Data Sheet 1
Application Note 11
AN-769: Generating Multiple Clock Outputs from the AD9540 (Rev.0)
AN-823: Direct Digital Synthesizers in Clocking Applications Time (Rev.0)
AN-927: Determining if a Spur is Related to the DDS/DAC or to Some Other Source (For Example, Switching Supplies) (Rev.0)
AN-939: Super-Nyquist Operation of the AD9912 Yields a High RF Output Signal (Rev.0)
AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter (Rev.0)
AN-0974: Multicarrier TD-SCMA Feasibility (Rev.0)
AN-1576: Low Jitter Sampling Clock Generator for High Performance ADCs Using the AD9958 500 MSPS DDS or the AD9858 1 GSPS DDS and the AD9515 Clock Distribution IC (Rev.A)
AN-873: Lock Detect on the ADF4xxx Family of PLL Synthesizers (Rev.0)
AN-741: Little Known Characteristics of Phase Noise (Rev.0)
AN-501: Aperture Uncertainty and ADC System Performance (Rev.A)
AN-769: Generating Multiple Clock Outputs from the AD9540
Technical Articles 6
Understand the Effects of Clock Jitter and Phase Noise on Sampled Systems
ADI Buys Korean Mobile TV Chip Maker
Speedy A/Ds Demand Stable Clocks
Design A Clock-Distribution Strategy With Confidence
Low-power direct digital synthesizer cores enable high level of integration
Improved DDS Devices Enable Advanced Comm Systems
Frequently Asked Question 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9515BCPZ |
32-Lead LFCSP (5mm x 5mm w/ EP)
|
|
|
| AD9515BCPZ-REEL7 |
32-Lead LFCSP (5mm x 5mm w/ EP)
|
|
- AD9515BCPZ
- Pin/Package Drawing
-
32-Lead LFCSP (5mm x 5mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9515BCPZ-REEL7
- Pin/Package Drawing
-
32-Lead LFCSP (5mm x 5mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD9515BCPZ
PRODUCTION
AD9515BCPZ-REEL7
PRODUCTION
Sep 13, 2017
- 16_0077
CANCELLED: Conversion of Select 4x4, 5x5, 6x6 and 7x7mm LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE Korea.
AD9515BCPZ
PRODUCTION
AD9515BCPZ-REEL7
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD9515BCPZ
PRODUCTION
AD9515BCPZ-REEL7
PRODUCTION
Sep 13, 2017
- 16_0077
CANCELLED: Conversion of Select 4x4, 5x5, 6x6 and 7x7mm LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE Korea.
AD9515BCPZ
PRODUCTION
AD9515BCPZ-REEL7
PRODUCTION
Software & Part Ecosystem
Evaluation Kits 1
EVAL-AD9515
AD9515 Evaluation Board
Product Detail
Evaluation Kits1
Tools & Simulations 2
IBIS Model 1
IBIS Model
ADIsimCLK Design and Evaluation Software
