Add to Signal Chain Designer

AD9250:  14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter

Product Details

Product Status:Recommended for New Designs

For more information on JESD204 go to www.analog.com/jesd204.

The AD9250 is a dual, 14-bit ADC with sampling speeds of up to 250 MSPS. The AD9250 is designed to support communications applications where low cost, small size, wide bandwidth, and versatility are desired.

The ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. The ADC cores feature wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance. The JESD204B high speed serial interface reduces board routing requirements and lowers pin count requirements for the receiving device.

By default, the ADC output data is routed directly to the two JESD204B serial output lanes. These outputs are at CML voltage levels. Four modes support any combination of M = 1 or 2 (single or dual converters) and L = 1 or 2 (one or two lanes). For dual ADC mode, data can be sent through two lanes at the maximum sampling rate of 250 MSPS. However, if data is sent through one lane, a sampling rate of up to 125 MSPS is supported. Synchronization inputs (SYNCINB± and SYSREF±) are provided.

Flexible power-down options allow significant power savings, when desired. Programmable overrange level detection is supported for each channel via the dedicated fast detect pins.

Programming for setup and control are accomplished using a 3-wire SPI-compatible serial interface.

The AD9250 is available in a 48-lead LFCSP and is specified over the industrial temperature range of −40°C to +85°C.

PRODUCT HIGHLIGHTS

  1. Integrated dual, 14-bit, 170 MSPS/250 MSPS ADC.
  2. The configurable JESD204B output block supports up to 5 Gbps per lane.
  3. An on-chip, phase-locked loop (PLL) allows users to provide a single ADC sampling clock; the PLL multiplies the ADC sampling clock to produce the corresponding JESD204B data rate clock.
  4. Support for an optional RF clock input to ease system board design.
  5. Proprietary differential input maintains excellent SNR performance for input frequencies of up to 400 MHz.
  6. Operation from a single 1.8 V power supply.
  7. Standard serial port interface (SPI) that supports various product features and functions such as controlling the clock DCS, power-down, test modes, voltage reference mode, over range fast detection, and serial output configuration.
APPLICATIONS
  • Diversity radio systems
  • Multimode digital receivers (3G)
    TD-SCDMA, WiMax, WCDMA, CDMA2000, GSM, EDGE, LTE
  • DOCSIS 3.0 CMTS upstream receive paths
  • HFC digital reverse path receivers
  • I/Q demodulation systems
  • Smart antenna systems
  • Electronic test and measurement equipment
  • RADAR receivers
  • COMSEC radio architectures
  • IED detection/jamming systems
  • General-purpose software radios
  • Broadband data applications

FEATURES and BENEFITS

  • JESD204B Subclass 0 or Subclass 1 coded serial digital outputs
  • Signal-to-noise ratio (SNR) = 70.6 dBFS at 185 MHz AIN and 250 MSPS
  • Spurious-free dynamic range (SFDR) = 88 dBc at 185 MHz AIN and 250 MSPS
  • Total power consumption:
    711 mW at 250 MSPS
  • 1.8 V supply voltages
  • Integer 1-to-8 input clock divider
  • Sample rates of up to 250 MSPS
  • IF sampling frequencies of up to 400 MHz
  • Internal analog-to-digital converter (ADC) voltage reference
  • See data sheet for additional features

Functional Block Diagram for AD9250

Best Electronic Design 2012 Award



AD9250 wins Best Electronic Design 2012 Award!

JESD204

Documentation

Title Content Type File Type
AD9250: 14-Bit, 170 MSPS/250 MSPS, JESD204B, Dual Analog-to-Digital Converter Data Sheet (Rev B, 12/2013) (pdf, 1174 kB) Data Sheets PDF
JESD204B Converter-to-FPGA Connectivity
Watch the AD9250 a dual, 14-bit, 250 MSPS, ADC with a JESD204B high speed serial interface connected to a Xilinx KC705 development system run the Analog Devices reference design, which includes the Xilinx LogiCORE™ IP JESD204 core.
Videos HTML
UG-493: Quick Start Guide for Testing the AD9250/AD6673 Analog-to-Digital Converters (ADCs) Evaluation Boards Using the HSC-ADC-EVALDZ FPGA-Based Capture Board  (pdf, 650 kB) User Guides PDF
JESD204B FPGA Debug Software Accelerates High-speed Design (11 Oct 2013) Press Releases HTML
Xilinx and Analog Devices Achieve JEDEC JESD204B Interoperability (24 Sep 2013) Press Releases HTML
FPGA Mezzanine Card Rapid Prototyping Kit Simplifies JESD204B-Compatible A/D Converter-to-FPGA Connectivity (26 Feb 2013) Press Releases HTML
FPGA Mezzanine Card Simplifies JESD204B-Compatible Data Converter-to-FPGA Connectivity (13 Nov 2012) Press Releases HTML
Analog Devices Simplifies High-Speed Data Converter-to-FPGA Interconnect Design Environment (08 Oct 2012) Press Releases HTML
Glossary of EE Terms Glossary HTML

Evaluation Kits & Symbols & Footprints

Evaluation Boards & KitsView the Evaluation Boards and Kits page for documentation and purchasing

Symbols and Footprints— Analog Devices offers Symbols & Footprints which are compatible with a large set of today’s CAD systems for broader and easier support.

Product Recommendations & Reference Designs

Companion Products

Suggested Companion Products


Recommended Reference Design for the AD9250
  • For a reference design board for interfacing to an FPGA, see the AD9250-FMC-EBCZ.
Recommended Driver Amplifiers for the AD9250
  • For differential RF/IF, we recommend the ultra low distortion ADL5562 or the ADL5565.
  • For a fully differential input and output DVGA in digital communications systems, we recommend the ADL5202 or the AD8376.
Recommended Clock Drivers for the AD9250
  • For low jitter performance and integrated VCO, we recommend the AD9516-3,

    AD9516-4 or the LVPECL AD9520-0 or LVDS/CMOS AD9522-0 family of selectable VCO frequencies.

  • For low jitter performance and integrated VCO, we recommend the AD9516-3, AD9516-4 or the LVPECL AD9520-0 or LVDS/CMOS AD9522-0 family of selectable VCO frequencies.
  • For low jitter performance with jitter cleaning capability, we recommend the AD9523, AD9523-1 or the AD9524.
Recommended Power Solutions
  • For selecting voltage regulator products, use ADIsimPower.

Were these recommendations helpful?

SampleSample & Buy

Price, packaging, availability

AD9250 Model Options
Model Package Pins Temp.
Range
Packing,
Qty
Price*(100-499) Price*1000 pcs RoHS View PCN/ PDN Check Inventory/
Purchase/Sample
AD9250BCPZ-170 Status: Production 48 ld LFCSP (7x7x.85mm w/5.6mm Pad) 48 Ind Tray, 260 $85.28 $72.49 Y  Material Info Notify Me Purchase
AD9250BCPZ-250 Status: Production 48 ld LFCSP (7x7x.85mm w/5.6mm Pad) 48 Ind Tray, 260 $154.79 $131.57 Y  Material Info Notify Me Purchase
AD9250BCPZRL7-170 Status: Production 48 ld LFCSP (7x7x.85mm w/5.6mm Pad) 48 Ind Reel, 750 $85.28 $72.49 Y  Material Info Notify Me Purchase
AD9250BCPZRL7-250 Status: Production 48 ld LFCSP (7x7x.85mm w/5.6mm Pad) 48 Ind Reel, 750 $154.79 $131.57 Y  Material Info Notify Me Purchase
Price Table Help

The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.

AD9250 Evaluation Board
Model Description Price RoHS View PCN/ PDN Check Inventory/
Purchase/Sample
AD9250-170EBZ Status: Production 170 MSPS Evaluation Board $350.00 Yes -
AD9250-250EBZ Status: Production 250 MSPS Evaluation Board $350.00 Yes -
AD-FMCJESDADC1-EBZ Rapid Development Board
Model Description Price RoHS View PCN/ PDN Check Inventory/
Purchase/Sample
AD-FMCJESDADC1-EBZ Status: Production High Speed ADC FMC Rapid Development Board $565.00 Yes -
High Speed ADC FMC Interposer
Model Description Price RoHS View PCN/ PDN Check Inventory/
Purchase/Sample
CVT-ADC-FMC-INTPZB Status: Production Evaluation Board $99.00 Yes -

Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.

Check Inventory & Purchase

View Sales and Distribution Offices

沪ICP备09046653号
content here.
content here.

Review this Product

Close