1. Products
  2. Clock and Timing
  3. Clock Generation and Distribution
  4. Clock Generation Devices
  5. AD9523-1


Overview

Features and Benefits

  • Output frequency: <1 MHz to 1 GHz
  • Start-up frequency accuracy: <±100 ppm (determined by VCXO reference accuracy)
  • Zero delay operation
    Input-to-output edge timing: <150 ps
  • Dual VCO dividers
  • 14 outputs: configurable LVPECL, LVDS, HSTL, and LVCMOS
  • 14 dedicated output dividers with jitter-free adjustable delay
  • Adjustable delay: 63 resolution steps of ½ period of VCO output divider
  • Output-to-output skew: <50 ps
  • Duty cycle correction for odd divider settings
  • Automatic synchronization of all outputs on power-up
  • Absolute output jitter: <150 fs at 122.88 MHz Integration range: 12 kHz to 20 MHz
  • See data sheet for additional features

Product Details

The AD9523-1 provides a low power, multi-output, clock distribution function with low jitter performance, along with an on-chip PLL and VCO with two VCO dividers. The on-chip VCO tunes from 2.94 GHz to 3.1 GHz.

The AD9523-1 is designed to support the clock requirements for long term evolution (LTE) and multicarrier GSM base station designs. It relies on an external VCXO to provide the reference jitter cleanup to achieve the restrictive low phase noise requirements necessary for acceptable data converter SNR performance.

The input receivers, oscillator, and zero delay receiver provide both single-ended and differential operation. When connected to a recovered system reference clock and a VCXO, the device generates 14 low noise outputs with a range of 1 MHz to 1 GHz, and one dedicated buffered output from the input PLL (PLL1). The frequency and phase of one clock output relative to another clock output can be varied by means of a divider phase select function that serves as a jitter-free, coarse timing adjustment in increments that are equal to half the period of the signal coming out of the VCO.

An in-package EEPROM can be programmed through the serial interface to store user-defined register settings for power-up and chip reset.

APPLICATIONS

  • LTE and multicarrier GSM base stations
  • Wireless and broadband infrastructure
  • Medical instrumentation
  • Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
  • Low jitter, low phase noise clock distribution
  • Clock generation and translation for SONET, 10Ge, 10G FC, and other 10 Gbps protocols
  • Forward error correction (G.710)
  • High performance wireless transceivers
  • ATE and high performance instrumentation

Product Lifecycle icon-recommended Recommended for New Designs

This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.

Evaluation Kits (3)

Software & Systems Requirements

Evaluation Software

JESD204 Interface Framework

Integrated JESD204 software framework for rapid system-level development and optimization

Tools & Simulations

IBIS Models

AD9523/AD9523-1 IBIS Model

Design Tools

ADIsimCLK Design and Evaluation Software

ADIsimCLK is the design tool developed specifically for Analog Devices' range of ultra-low jitter clock distribution and clock generation products. Whether your application is in wireless infrastructure, instrumentation, networking, broadband, ATE or other areas demanding predictable clock performance, ADIsimCLK will enable you to rapidly develop, evaluate and optimize your design.

Design Resources

ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well.  "Zero defects" for shipped products is always our goal.View our quality and reliability program and certifications for more information.

Part Number Material Declaration Reliability Data Pin/Package Drawing CAD Symbols, Footprints & 3D Models
AD9523-1BCPZ Material Declaration Reliability Data 72-Lead LFCSP (10mm x 10mm w/ EP)
AD9523-1BCPZ-REEL7 Material Declaration Reliability Data 72-Lead LFCSP (10mm x 10mm w/ EP)
Wafer Fabrication Data

PCN-PDN Information

Select a model from the dropdown below to subscribe to PCN/PDN notifications and view past notifications as well.

Sample & Buy


Ordering FAQs


See our Ordering FAQs for answers to questions about online orders, payment options and more.

 

Buy Now Pricing


(**) Displayed Buy Now Price and Price Range is based on small quantity orders.

 

List Pricing


(*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.

 

Lead Times


Please see the latest communication from our CCO regarding lead times.

 

Sampling


Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.


Price Table Help

 

Evaluation Boards

Pricing displayed is based on 1-piece.

Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.

Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.