不是您想寻找的产品？
提问
在下面提交您的问题，我们将从 ADI 的知识库中给出最佳答案:
搜索
您可以在其他地方找到帮助
特性
- 1 x 4, 2 x 4, or 1 x 8 OLDI Output Lane Configurations
- 3Gbps or 6Gbps Forward Link Rates for System and Power Flexibility
- Full-Duplex Capability Over a Single Wire
- Supports Up to 300MHz PCLK
- Supports Video Replication and Dual-View Splitting for Driving Two Displays
- Uses Low-Cost 50Ω Coax or 100Ω STP Cables
- Forward and Reverse I2S or 7.1 TDM Audio
- Optional Internal VDD Regulator
- ASIL-Relevant Functional Safety Features
- ASIL-B Compliant
- 16-Bit CRC Protection of Control Channel Data (I2C, UART, SPI, GPIO, Audio)
- Retransmission of All Control Channel Data (I2C, UART, SPI, GPIO, Audio) Upon Error Detection
- Optional 32-Bit Video Line Cyclic Redundancy Check (CRC)
- Selectable Interrupts for Fault Detection
- Video Watermark Detection
- Performance Tools Ensure High Link Margin
- Continuous Adaptive Equalization on GMSL links
- Forward and Reverse Channel Pseudorandom Binary Sequence (PRBS) Generator and Checker for BER Testing of Serial I/O Links
- Eye-Opening Monitor for Continuous Link Margin Diagnosis
- Concurrent Control Channel for Device Configuration and Communicating with Remote Peripherals
- I2C, UART, Pass-Through I2C/UART, SPI, and Tunneled or Register-Programmable GPIO
- Settable Priority Levels
- Eight Hardware Programmable Device Addresses
- Up to 14 Programmable General Purpose Input/Output (GPIO)
- Sleep Mode with Register State Retention
- Compact 8mm x 8mm TQFN Package with Exposed Pad
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=zh&h=24&w=24&hash=7CDDC996281D9E966D391D97E93C6727){kind=icon}
The MAX96752 deserializers convert a single- or dual-link GMSL™ serial input to single or dual OLDI. They also send and receive side-channel and peripheral control data, enabling full-duplex, single-wire transmission of video and bidirectional data.
The OLDI output can be configured as single-port (4 or 8 lanes) or dual-port (2 x 4 lanes) for flexibility in driving displays with a variety of resolutions. Each port accommodates pixel clock rates of up to 150MHz, and in dual-port mode, the MAX96752 support a combined pixel clock of up to 300MHz.
The GMSL2 concurrent control channel operates in I2C or UART mode. Two additional pass-through I2C or UART channels and a pass-through SPI channel are provided for peripheral control. The bidirectional audio channel supports I2S stereo and up to 8 channels in TDM mode.
Operation is specified over the -40°C to +105°C automotive temperature range. The devices are AEC-Q100 qualified.
Data can be transmitted over low-cost 50Ω Coax or 100Ω STP cables that meet the GMSL2 channel specification.
APPLICATIONS
- Cluster and Heads-Up Displays
- Central Information Displays
- Rear-Seat Infotainment Displays
提问
在下面提交您的问题，我们将从 ADI 的知识库中给出最佳答案:
搜索
您可以在其他地方找到帮助
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
MAX96752
文档
筛查
1 应用
-
全部
-
用户手册
-
数据手册
-
全部
-
英文
数据手册
1
用户手册
3
产品技术资料帮助
ADI公司所提供的资料均视为准确、可靠。但本公司不为用户在应用过程中侵犯任何专利权或第三方权利承担任何责任。技术指标的修改不再另行通知。本公司既没有含蓄的允许，也不允许借用ADI公司的专利或专利权的名义。本文出现的商标和注册商标所有权分别属于相应的公司。
参考资料
ADI 始终高度重视提供符合最高质量和可靠性水平的产品。我们通过将质量和可靠性检查纳入产品和工艺设计的各个范围以及制造过程来实现这一目标。出货产品的“零缺陷”始终是我们的目标。查看我们的质量和可靠性计划和认证以了解更多信息。
| 产品型号 | 引脚/封装图-中文版 | 文档 | CAD 符号，脚注和 3D模型 |
|---|---|---|---|
| MAX96752GTN/V+ |
56-LFCSP-8X8X0.75
|
|
|
| MAX96752GTN/V+T |
56-LFCSP-8X8X0.75
|
|
|
| MAX96752GTN/VY+ |
56-LFCSP_SS-8X8X0.75
|
|
|
| MAX96752GTN/VY+T |
56-LFCSP_SS-8X8X0.75
|
|
- MAX96752GTN/V+
- 引脚/封装图-中文版
-
56-LFCSP-8X8X0.75
- 文档
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD 符号，脚注和 3D模型
-
Ultra Librarian
-
SamacSys
- MAX96752GTN/V+T
- 引脚/封装图-中文版
-
56-LFCSP-8X8X0.75
- 文档
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD 符号，脚注和 3D模型
-
Ultra Librarian
-
SamacSys
- MAX96752GTN/VY+
- 引脚/封装图-中文版
-
56-LFCSP_SS-8X8X0.75
- 文档
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD 符号，脚注和 3D模型
-
Ultra Librarian
-
SamacSys
- MAX96752GTN/VY+T
- 引脚/封装图-中文版
-
56-LFCSP_SS-8X8X0.75
- 文档
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD 符号，脚注和 3D模型
-
Ultra Librarian
-
SamacSys
根据型号筛选
产品型号
产品生命周期
PCN
5月 18, 2022
- 2213A
TEST,WAFER FAB
MAX96752GTN/V+
量产
MAX96752GTN/V+T
量产
MAX96752GTN/VY+T
量产
4月 10, 2020
- 1950
ASSEMBLY
MAX96752GTN/V+
量产
MAX96752GTN/V+T
量产
根据型号筛选
产品型号
产品生命周期
PCN
5月 18, 2022
- 2213A
TEST,WAFER FAB
4月 10, 2020
- 1950
ASSEMBLY
软件和型号相关生态系统
评估套件 2
MAX96752EVKIT
Evaluates MAX96752
特性和优点
- GMSL-2 Deserializer EV Kit Cable of Driving a Dual oLDI Display
- Supports Video Replication and Dual-View Splitting for Driving Two Displays
- Accepts GMSL-2 Serial Data Through 50Ω FAKRA Coax or 100Ω HSD-STQ Connectors
- 3Gbps or 6Gbps Forward Link Rates for System and Power Flexibility
- Configurable Power-Over-Coax (PoC) and Line Fault Circuits
- I2S Audio Interface
- Header for GPIO, SPI, I2C, and UART Signals
- Tools to Characterize GMSL Channel Signal Integrity
- 12V DC Supply (Included), USB, PoC, or Externally Powered
- Windows 10-Compatible Applications Software (GUI)
- USB Controlled Interface (Included)
- Proven PCB Layout
- Fully Assembled and Tested
产品详情
The MAX96752 evaluation kit (EV kit) provides a proven design to evaluate the MAX96752 high-bandwidth Gigabit Multimedia Serial Link (GMSL) deserializer with spread spectrum and full-duplex control channel with the use of a standard FAKRA coaxial cable or HSD STQ cable. The EV kit also includes Windows® 10 application software to provide a simple graphical user interface (GUI) for exercising features of the device.
For complete GMSL evaluation, order the MAX96752 coax EV kit with a companion GMSL-2 serializer board (MAX96751 coax EV kit, see note in Ordering Information).
Note: In the following sections, deserializer means MAX96752 and serializer means MAX96751.
Note: This document applies to both coax and HSD-STQ evaluation kits, coax EV kit is referenced in this document.
资料
AD-GMSL-D-E-ADP#
GMSL oLDI/LVDS to HDMI Adapter
特性和优点
- Converts the oLDI/LVDS signals from GMSL Deserializers to standard HDMI 2.0
- Useful for debug and testing of GMSL display systems
- Designed to fit all GMSL oLDI Deserializers Evaluation Boards using the equipped Samtec board-to-board connectors
- Maximum pixel clock of 300 MHz enabling up to 4k resolutions at 30 fps
- Includes inputs for GMSL I2S signals
产品详情
The AD-GMSL-D-E-ADP# GMSL oLDI/LVDS to HDMI adapter converts the oLDI/LVDS signals from GMSL Deserializers to standard HDMI 2.0. This adapter is to be used for debug and system testing only and is not designed to be fully implemented in a final system architecture. This solution has a maximum pixel clock of 300 MHz which is approximately a 3840x2160 at 30 Hz (4k30). This maximum value can only be achieved with a dual-link GMSL2 SerDes pair as it requires a bandwidth greater than what a single GMSL2 link provides.
The adapter is designed to fit all GMSL oLDI Deserializers Evaluation Boards using the equipped Samtec board to board connectors. It utilizes automatic configuration by “seeing” the incoming oLDI/LVDS signals and adjusting the HDMI’s output based upon the received signals. A UART output is available to be used for monitoring the automatic configuration process.
This adapter includes inputs for I2S audio and was designed in such a way that the GMSL I2S signals (from the forward channel) could be used as inputs. Like the video setup, the adapter automatically detects and adds the I2S audio data into the HDMI signals without the need to program the adapter itself. The parts that this adapter works with includes any subvariant of 'B', 'F', and 'R' of the MAX96752.
APPLICATIONS
- High-resolution display systems
- Advanced Driver Assistance Systems (ADAS)
资料
工具及仿真模型 2
软件开发 1
IBIS 模型 1
IBIS 模型
