DS21Q554
四路T1/E1收发器(3.3V, 5.0V)
Viewing:
产品详情
- Four completely independent T1 or E1 transceivers in one small 27mm x 27mm package
- Each transceiver contains a short and long haul line interface plus a full featured framer with alarm detection/generation, elastic-stores, hardware based signaling support, per DS0 channel control and HDLC controller
- Each multi-chip module (MCM) contains four die of
- DS21352 (DS21Q352)
- DS21552 (DS21Q552)
- DS21354 (DS21Q354)
- DS21554 (DS21Q554)
- See the specific DS21352/DS21552 and DS21354/DS21554 data sheets for details on their feature set and operation
- All four T1 or E1 transceivers can be concatenated into a single 8.192MHz backplane data stream
- IEEE 1149.1 JTAG-Boundary Scan architecture
- DS21Q352/DS21Q552 and DS21Q354/DS21Q554 are pin compatible to allow the same footprint to support T1 and E1 applications
- 256-pin MCM BGA package (27mm X 27mm)
- Low power 5V CMOS or low power 3.3V CMOS with 5V tolerant input and outputs
参考资料
数据手册 2
可靠性数据 1
应用笔记 1
设计笔记 11
技术文章 3
这是最新版本的数据手册
工具及仿真模型
BSDL 模型文件 1
最新评论
需要发起讨论吗? 没有关于 ds21q554的相关讨论?是否需要发起讨论?
在EngineerZone®上发起讨论