MAX9173

PRODUCTION

Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe

Viewing:

Overview

  • Accepts LVDS and LVPECL Inputs
  • Fully Compatible with DS90LV048A
  • Low 1.0mA (max) Disable Supply Current
  • In-Path Fail-Safe Circuitry
  • Flow-Through Pinout
    • Simplifies PC Board Layout
    • Reduces Crosstalk
  • Guaranteed 500Mbps Data Rate
  • 400ps Pulse Skew (max)
  • Conforms to ANSI TIA/EIA-644 LVDS Standard
  • High-Impedance LVDS Inputs when Powered-Off
  • Available in Tiny 3mm x 3mm QFN Package

The MAX9173 quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates, low power, and low noise. The MAX9173 is guaranteed to receive data at speeds up to 500Mbps (250MHz) over controlled-impedance media of approximately 100Ω. The transmission media can be printed circuit (PC) board traces or cables.

The MAX9173 accepts four LVDS differential inputs and translates them to LVCMOS/LVTTL outputs. The MAX9173 inputs are high impedance and require an external termination resistor when used in a point-to-point connection.

The device supports a wide common-mode input range of 0.05V to VCC - 0.05V, allowing for ground potential differences and common-mode noise between the driver and the receiver. A fail-safe feature sets the output high when the inputs are open, or when the inputs are undriven and shorted or undriven and parallel terminated. The EN and EN-bar inputs control the high-impedance outputs. The enables are common to all four receivers. Inputs conform to the ANSI TIA/EIA-644 LVDS standard. The flow-through pinout simplifies board layout and reduces crosstalk by separating the LVDS inputs and LVCMOS/LVTTL outputs. The MAX9173 operates from a single 3.3V supply, and is specified for operation from -40°C to +85°C. Refer to the MAX9121/MAX9122 data sheet for lower jitter quad LVDS receivers with parallel fail-safe. Refer to the MAX9123 data sheet for a quad LVDS line driver with flow-through pinout.

The device is available in 16-pin TSSOP, SO, and space-saving thin QFN packages.

Applications

  • Backplane Interconnect
  • Cell Phone Base Stations
  • Clock Distribution
  • Digital Copiers
  • Laser Printers
  • LCD Displays
  • Network Routers and Switches
  • Telecom Switching Equipment

MAX9173
Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe
MAX9173: Typical Application Circuit
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Hardware Ecosystem

Parts Product Life Cycle Description
Interface Receivers 11
MAX9111 PRODUCTION Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
MAX9159 Dual LVDS Line Receiver
MAX9115 Single LVDS Line Receiver in SC70
MAX9130 PRODUCTION Single 500Mbps LVDS Line Receiver in SC70
MAX9113 PRODUCTION Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23
MAX9125 Quad LVDS Line Receivers with Integrated Termination
MAX9126 Quad LVDS Line Receivers with Integrated Termination
MAX9121 PRODUCTION Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout
MAX9122 PRODUCTION Quad LVDS Line Receivers with Integrated Termination and Flow-Through Pinout
MAX9171 Single/Dual LVDS Line Receivers with "In-Path" Fail-Safe
MAX9172 PRODUCTION Single/Dual LVDS Line Receivers with "In-Path" Fail-Safe
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

Latest Discussions

No discussions on MAX9173 yet. Have something to say?

Start a Discussion on EngineerZone®

Recently Viewed