AD9266
Info : RECOMMENDED FOR NEW DESIGNS
searchIcon
cartIcon

AD9266

16-Bit, 20/40/65/80 MSPS, 1.8 V Analog-to-Digital Converter

Show More showmore-icon

Info : RECOMMENDED FOR NEW DESIGNS tooltip
Info : RECOMMENDED FOR NEW DESIGNS tooltip
Part Details
Part Models 10
1ku List Price Starting From $35.95
Features
  • 1.8 V analog supply operation
  • 1.8 V to 3.3 V output supply
  • SNR
    • 77.6 dBFS at 9.7 MHz input
    • 71.1 dBFS at 200 MHz input
  • SFDR
    • 93 dBc at 9.7 MHz input
    • 80 dBc at 200 MHz input
  • Low power
    • 56 mW at 20 MSPS
    • 113 mW at 80 MSPS
  • Differential input with 700 MHz bandwidth
  • See data sheet for additional features
AD9266-EP supports defense and aerospace applications (AQEC standard)
  • Download the AD9266-EP data sheet (pdf)
  • Military temperature range (−55°C to +125°C)
  • Controlled manufacturing baseline
  • Enhanced product change notification
  • Qualification data available on request
  • V62/12660 DSCC Drawing Number

Additional Details
show more Icon

The AD9266 is a monolithic, single-channel 1.8 V supply, 16-bit, 20 MSPS/40 MSPS/65 MSPS/80 MSPS analog-to-digital converter (ADC). It features a high performance sample-and-hold circuit and on-chip voltage reference.

The product uses multistage differential pipeline architecture with output error correction logic to provide 16-bit accuracy at 80 MSPS data rates and to guarantee no missing codes over the full operating temperature range.

The ADC contains several features designed to maximize flexibility and minimize system cost, such as programmable clock and data alignment and programmable digital test pattern generation. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

A differential clock input with a selectable internal 1-to-8 divide ratio controls all internal conversion cycles. An optional duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.

The interleaved digital output data is presented in offset binary, gray code, or twos complement format. A DCO is provided to ensure proper latch timing with receiving logic. Both 1.8 V and 3.3 V CMOS levels are supported.

The AD9266 is available in a 32-lead RoHS-compliant LFCSP and is specified over the industrial temperature range (−40°C to +85°C).

Product Highlights

  1. The AD9266 operates from a single 1.8 V analog power supply and features a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
  2. The sample-and-hold circuit maintains excellent performance for input frequencies up to 200 MHz and is designed for low cost, low power, and ease of use.
  3. A standard serial port interface supports various product features and functions, such as data output formatting, internal clock divider, power-down, DCO and data output (D15_D14 to D1_D0) timing and offset adjustments, and voltage reference modes.
  4. The AD9266 is packaged in a 32-lead RoHS-compliant LFCSP that is pin compatible with the AD9609 10-bit ADC, the AD9629 12-bit ADC, and the AD9649 14-bit ADC, enabling a simple migration path between 10-bit and 16-bit converters sampling from 20 MSPS to 80 MSPS.

Applications

  • Communications
  • Diversity radio systems
  • Multimode digital receivers
    GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA
  • Smart antenna systems
  • Battery-powered instruments
  • Handheld scope meters
  • Portable medical imaging
  • Ultrasound
  • Radar/LIDAR
  • PET/SPECT imaging
Part Models 10
1ku List Price Starting From $35.95

close icon
Documentation

Documentation

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
AD9266BCPZ-20
  • HTML
  • HTML
AD9266BCPZ-40
  • HTML
  • HTML
AD9266BCPZ-65
  • HTML
  • HTML
AD9266BCPZ-80
  • HTML
  • HTML
AD9266BCPZRL7-20
  • HTML
  • HTML
AD9266BCPZRL7-40
  • HTML
  • HTML
AD9266BCPZRL7-65
  • HTML
  • HTML
AD9266BCPZRL7-80
  • HTML
  • HTML
AD9266TCPZ-65EP
  • HTML
  • HTML
AD9266TCPZRL7-65EP
  • HTML
  • HTML
Software & Part Ecosystem

Software & Part Ecosystem

Can't find the software or driver you need?

Request a Driver/Software
Evaluation Kit

Evaluation Kits 2

reference details image

EVAL-AD9266

AD9266 Evaluation Board

zoom

EVAL-AD9266

AD9266 Evaluation Board

AD9266 Evaluation Board

Product Detail

This page contains evaluation board documentation and ordering information for evaluating the AD9266.

The AD9266-80EBZ is an evaluation board for the AD9266, single 16-bit ADC. This reference design provides all of the support circuitry to operate devices in their various modes and configurations, It is designed to interface directly with the HSC-ADC-EVALCZ data capture card, allowing users to download captured data for analysis. The Visual Analog software package, which is used to interface with the device’s hardware, allows users to download captured data for analysis with a user-friendly graphical interface. The SPI controller software package is also compatible with this hardware and allows the user to access the SPI programmable features of the AD9266.

The AD9266 data sheet provides additional information related to device configuration and performance and should be consulted when using these tools. All documents and Visual Analog and SPI Controller are available at the High Speed ADC Evaluation Boards page. For additional information or questions, please email highspeed.converters@analog.com.

reference details image

HSC-ADC-EVALCZ

FPGA-Based Data Capture Kit

zoom

HSC-ADC-EVALCZ

FPGA-Based Data Capture Kit

FPGA-Based Data Capture Kit

Features and Benefits

  • 64kB FIFO Depth
  • Works with single and multi-channel ADCs
  • Use with VisualAnalog® software
  • Based on Virtex-4 FPGA
  • May require adaptor to interface with some ADC eval boards
  • Allows programming of SPI control Up to 644 MSPS SDR / 800MSPS DDR Encode Rates on each channel
  • DDR Encode Rates on each channel

Product Detail

The HSC-ADC-EVALCZ high speed converter evaluation platform uses an FPGA based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-digital converter (ADC) evaluation boards. The board is connected to the PC through a USB port and is used with VisualAnalog® to quickly evaluate the performance of high speed ADCs. The evaluation kit is easy to set up. Additional equipment needed includes an Analog Devices high speed ADC evaluation board, a signal source, and a clock source. Once the kit is connected and powered, the evaluation is enabled instantly on the PC.
Tools & Simulations

Tools & Simulations 6

Recently Viewed