DS21Q348
3.3V、E1/T1/J1线路接口
Viewing:
产品详情
- Complete E1, T1, or J1 line interface unit (LIU)
- Supports both long-haul and short-haul trunks
- Internal software-selectable receive-side termination for 75Ω/100Ω/120Ω
- 3.3V power supply
- 32-bit or 128-bit crystal-less jitter attenuator requires only a 2.048MHz master clock for both E1 and T1 with option to use 1.544MHz for T1
- Generates the appropriate line build-outs, with and without return loss, for E1 and DSX-1 and CSU line build-outs for T1
- AMI, HDB3, and B8ZS, encoding/decoding
- 16.384MHz, 8.192MHz, 4.096MHz, or 2.048MHz clock output synthesized to recovered clock
- Programmable monitor mode for receiver
- Loopbacks and PRBS pattern generation/detection with output for received errors
- Generates/detects in-band loop codes, 1 to 16 bits including CSU loop codes
- 8-bit parallel or serial interface with optional hardware mode
- Muxed and nonmuxed parallel bus supports Intel or Motorola
- Detects/generates blue (AIS) alarms
- NRZ/bipolar interface for TX/RX data I/O
- Transmit open-circuit detection
- Receive carrier loss (RCL) indication (G.775)
- High-Z state for TTIP and TRING
- 50mA (rms) current limiter
参考资料
数据手册 2
可靠性数据 1
应用笔记 1
设计笔记 2
技术文章 2
这是最新版本的数据手册
评估套件
最新评论
需要发起讨论吗? 没有关于 ds21q348的相关讨论?是否需要发起讨论?
在EngineerZone®上发起讨论