AD9233
12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter
Show More
Not the part you were looking for?
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Chinese data sheet available
- 1.8 V analog supply operation
- 1.8 V to 3.3 V output supply
- DNL = ±0.15 LSB
- SFDR = 85 dBc to 70 MHz input
- Low power: 395 mW @ 125 MSPS
- Differential input with 650 MHz bandwidth
- On-chip voltage reference and sample-and-hold amplifier
- 11-bit 140Msps device available (AD80141)
- Flexible analog input: 1 V p-p to 2 V p-p range
- Offset binary, Gray code, or twos complement data format
- Data output clock and clock duty cycle stabilizer
- Serial port control
- Built-in selectable digital test pattern generation
- Programmable clock and data alignment
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The AD9233 is a monolithic, single 1.8 V supply, 12-bit, 80 MSPS/ 105 MSPS/125 MSPS analog-to-digital converter (ADC), featuring a high performance sample-and-hold amplifier (SHA) and on-chip voltage reference. The product uses a multistage differential pipeline architecture with output error correction logic to provide 12-bit accuracy at 125 MSPS data rates and guarantees no missing codes over the full operating temperature range.
The wide bandwidth, truly differential SHA allows a variety of user-selectable input ranges and offsets, including single-ended applications. It is suitable for multiplexed systems that switch full-scale voltage levels in successive channels and for sampling single-channel inputs at frequencies well beyond the Nyquist rate. Combined with power and cost savings over previously available ADCs, the AD9233 is suitable for applications in communications, imaging, and medical ultrasound.
A differential clock input controls all internal conversion cycles. A duty cycle stabilizer (DCS) compensates for wide variations in the clock duty cycle while maintaining excellent overall ADC performance.
The digital output data is presented in offset binary, Gray code, or twos complement formats. A data output clock (DCO) is provided to ensure proper latch timing with receiving logic.
The AD9233 is available in a 48-lead LFCSP and is specified over the industrial temperature range (−40°C to +85°C).
Product Highlights
- The AD9233 operates from a single 1.8 V power supply and features a separate digital output driver supply to accommodate 1.8 V to 3.3 V logic families.
- The patented SHA input maintains excellent performance for input frequencies up to 225 MHz.
- The clock DCS maintains overall ADC performance over a wide range of clock pulse widths.
- A standard serial port interface supports various product features and functions, such as data formatting (offset binary, twos complement, or Gray coding), enabling the clock DCS, power-down, and voltage reference mode.
- The AD9233 is pin compatible with the AD9246, allowing a simple migration from 12 bits to 14 bits.
Applications
- Ultrasound equipment
- IF sampling in communications receivers
- IS-95, CDMA-One, IMT-2000 - Battery-powered instruments
- Hand-held scopemeters
- Low cost digital oscilloscopes
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
AD9233
Documentation
Filters
1 Applied
-
All
-
Data Sheet
-
Application Note
-
Technical Articles
-
Evaluation Design File
-
All
-
English
-
Japanese
-
Chinese
Data Sheet
2
Application Note
49
969 kB
1559 kB
1606 kB
823 kB
491 kB
359 kB
1076 kB
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
HTML
Technical Articles
2
URL
URL
Evaluation Design File
1
xls
Documentation
Data Sheet 1
Application Note 19
AN-807: Multicarrier WCDMA Feasibility (Rev.0)
AN-808: Multicarrier CDMA2000 Feasibility (Rev.0)
AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit (Rev.0)
AN-851: A WiMax Double Downconversion IF Sampling Receiver Design (Rev.0)
AN-715: A First Approach to IBIS Models: What They Are and How They Are Generated (Rev.0)
AN-1508: Driving the AD9233, AD9246, and AD9254 ADCs in AC-Coupled Baseband Applications (Rev.B)
AN-282: Fundamentals of Sampled Data Systems
AN-878: High Speed ADC SPI Control Software (Rev.A)
AN-737: How ADIsimADC Models an ADC (Rev.B)
AN-501: Aperture Uncertainty and ADC System Performance (Rev.A)
AN-756: Sampled Systems and the Effects of Clock Phase Noise and Jitter (Rev.0)
AN-345: Grounding for Low-and-High-Frequency Circuits
AN-827: A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs (Rev.0)
AN-741: Little Known Characteristics of Phase Noise (Rev.0)
AN-835: Understanding High Speed ADC Testing and Evaluation
AN-1142: Techniques for High Speed ADC PCB Layout
AN-742: Frequency Domain Response of Switched Capacitor ADCs
AN-905: VisualAnalog™ Converter Evaluation Tool Version 1.0 User Manual
AN-935: Designing an ADC Transformer-Coupled Front End
Technical Articles 2
Evaluation Design File 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD80141BCPZ-140 |
48-Lead LFCSP (7mm x 7mm x 0.85mm w/ EP)
|
|
|
| AD9233BCPZ-105 |
48-Lead LFCSP (7mm x 7mm w/ EP)
|
|
|
| AD9233BCPZ-125 |
48-Lead LFCSP (7mm x 7mm w/ EP)
|
|
|
| AD9233BCPZ-80 |
48-Lead LFCSP (7mm x 7mm w/ EP)
|
|
|
| AD9233BCPZRL7-105 |
48-Lead LFCSP (7mm x 7mm w/ EP)
|
|
|
| AD9233BCPZRL7-125 |
48-Lead LFCSP (7mm x 7mm w/ EP)
|
|
- AD80141BCPZ-140
- Pin/Package Drawing
-
48-Lead LFCSP (7mm x 7mm x 0.85mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9233BCPZ-105
- Pin/Package Drawing
-
48-Lead LFCSP (7mm x 7mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9233BCPZ-125
- Pin/Package Drawing
-
48-Lead LFCSP (7mm x 7mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9233BCPZ-80
- Pin/Package Drawing
-
48-Lead LFCSP (7mm x 7mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9233BCPZRL7-105
- Pin/Package Drawing
-
48-Lead LFCSP (7mm x 7mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- AD9233BCPZRL7-125
- Pin/Package Drawing
-
48-Lead LFCSP (7mm x 7mm w/ EP)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD80141BCPZ-140
PRODUCTION
AD9233BCPZ-105
PRODUCTION
AD9233BCPZ-125
AD9233BCPZ-80
PRODUCTION
AD9233BCPZRL7-105
PRODUCTION
AD9233BCPZRL7-125
PRODUCTION
Sep 13, 2017
- 16_0077
CANCELLED: Conversion of Select 4x4, 5x5, 6x6 and 7x7mm LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE Korea.
AD80141BCPZ-140
PRODUCTION
AD9233BCPZ-105
PRODUCTION
AD9233BCPZ-125
AD9233BCPZ-80
PRODUCTION
AD9233BCPZRL7-105
PRODUCTION
AD9233BCPZRL7-125
PRODUCTION
Filter by Model
Part Models
Product Lifecycle
PCN
Jun 9, 2021
- 20_0126
Conversion of Select Sizes LFCSP Products from Punched to Sawn and Transfer of Assembly Site to ASE Korea
AD80141BCPZ-140
PRODUCTION
AD9233BCPZ-105
PRODUCTION
AD9233BCPZ-125
AD9233BCPZ-80
PRODUCTION
AD9233BCPZRL7-105
PRODUCTION
AD9233BCPZRL7-125
PRODUCTION
Sep 13, 2017
- 16_0077
CANCELLED: Conversion of Select 4x4, 5x5, 6x6 and 7x7mm LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE Korea.
AD80141BCPZ-140
PRODUCTION
AD9233BCPZ-105
PRODUCTION
AD9233BCPZ-125
AD9233BCPZ-80
PRODUCTION
AD9233BCPZRL7-105
PRODUCTION
AD9233BCPZRL7-125
PRODUCTION
Software & Part Ecosystem
| Parts | Product Life Cycle | Description | ||
|---|---|---|---|---|
|
Clock Distribution Devices3 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs |
|||
|
Clock Generation Devices3 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Eight Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, PLL Core, Dividers, Delay Adjust, Five Outputs |
|||
|
RECOMMENDED FOR NEW DESIGNS |
1.2 GHz Clock Distribution IC, Two 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs |
|||
|
Fully Differential Amplifiers1 |
||||
|
RECOMMENDED FOR NEW DESIGNS |
2 GHz Ultralow Distortion Differential RF/IF Amplifier |
|||
|
Single-Ended to Differential Amplifiers3 |
||||
|
PRODUCTION |
Low Distortion Differential ADC Driver |
|||
|
RECOMMENDED FOR NEW DESIGNS |
Ultralow Distortion Differential ADC Driver (Single) |
|||
|
RECOMMENDED FOR NEW DESIGNS |
Low Power Differential ADC Driver |
|||
Can't find the software or driver you need?
Request a Driver/SoftwareEvaluation Kits 1
EVAL-AD9233
AD9233 Evaluation Board
Features and Benefits
- Buffer memory board for capturing digital data used with high speed ADC evaluation boards to simplify evaluation
- 32 kB FIFO depth at 133 MSPS (upgradable)
- Measures performance with ADC Analyzer™
Real-time FFT and time domain analysis
Analyze SNR, SINAD, SFDR, and harmonics - Simple USB port interface (2.0)
- Supporting ADCs with serial port interfaces (SPI)
- On-board regulator circuit, no power supply required 6 V, 2 A switching power supply included
- Compatible with Windows 98 (2nd ed.), Windows 2000, Windows ME, and Windows XP
Product Detail
The evaluation kit is easy to set up. Additional equipment needed includes an Analog Devices high speed ADC evaluation board, a signal source, and a clock source. Once the kit is connected and powered, the evaluation is enabled instantly on the PC.
The HSC-ADC-EVALB-DCZ can be used with single and multichannel ADCs and converters with demultiplexed digital outputs.
Resources
Evaluation Kits1
Tools & Simulations 4
Virtual Eval - BETA
IBIS Model 1
IBIS Model
MathWorks® 1
Visual Analog
