AD9164
Info : RECOMMENDED FOR NEW DESIGNS
searchIcon
cartIcon

AD9164

16-Bit, 12 GSPS, RF DAC and Direct Digital Synthesizer

Show More showmore-icon

Info : RECOMMENDED FOR NEW DESIGNS tooltip
Info : RECOMMENDED FOR NEW DESIGNS tooltip
Part Models 6
1ku List Price Starting From $378.78
Features
  • DAC update rate up to 12 GSPS (minimum)
  • Direct RF synthesis at 6 GSPS (minimum)
    • DC to 2.5 GHz in baseband mode
    • DC to 6 GHz in 2× nonreturn-to-zero (NRZ) mode
    • 1.5 GHz to 7.5 GHz in Mix-Mode
  • Bypassable interpolation
    • 2×, 3×, 4×, 6×, 8×, 12×, 16×, 24×
  • Excellent dynamic performance
  • Fast frequency hopping
Additional Details
show more Icon

The AD91641 is a high performance, 16-bit digital-to-analog converter (DAC) and direct digital synthesizer (DDS) that supports update rates to 6 GSPS. The DAC core is based on a quad-switch architecture coupled with a 2× interpolator filter that enables an effective DAC update rate of up to 12 GSPS in some modes. The high dynamic range and bandwidth makes these DACs ideally suited for the most demanding high speed radio frequency (RF) DAC applications.

The DDS consists of a bank of 32, 32-bit numerically controlled oscillators (NCOs), each with its own phase accumulator.

When combined with a 100 MHz serial peripheral interface (SPI) and fast hop modes, phase coherent fast frequency hopping (FFH) is enabled, with several modes to support multiple applications.

In baseband mode, wide analog bandwidth capability combines with high dynamic range to support DOCSIS 3.1 cable infrastructure compliance from the minimum of one carrier up to the full maximum spectrum of 1.791 GHz of signal bandwidth. A 2× interpolator filter (FIR85) enables the AD9164 to be configured for lower data rates and converter clocking to reduce the overall system power and ease the filtering requirements. In Mix-Mode operation, the AD9164 can reconstruct RF carriers in the second and third Nyquist zones up to 7.5 GHz while still maintaining exceptional dynamic range. The output current can be programmed from 8 mA to 38.76 mA. The AD9164 data interface consists of up to eight JESD204B serializer/deserializer (SERDES) lanes that are programmable in terms of lane speed and number of lanes to enable application flexibility.

An SPI interface configures the AD9164 and monitors the status of all registers. The AD9164 is offered in a 165-ball, 8 mm × 8 mm, 0.5 mm pitch CSP_BGA package, and a 169-ball, 11 mm × 11 mm, 0.8 mm pitch, CSP_BGA package, including a leaded ball option.

Product Highlights

  1. High dynamic range and signal reconstruction bandwidth supports RF signal synthesis of up to 7.5 GHz.
  2. Up to eight lanes JESD204B SERDES interface flexible in terms of number of lanes and lane speed.
  3. Bandwidth and dynamic range to meet DOCSIS 3.1 compliance and multiband wireless communications standards with margin. 

Applications

  • Broadband communications systems
    • DOCSIS 3.1 CMTS/ video on demand (VOD)/edge quadrature amplitude modulation (EQAM)
  • Wireless communications infrastructure
    • W-CDMA, LTE, LTE-A, point to point
Part Models 6
1ku List Price Starting From $378.78

close icon

Documentation

Video

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
AD9164BBCA
  • HTML
  • HTML
AD9164BBCARL
  • HTML
  • HTML
AD9164BBCAZ
  • HTML
  • HTML
AD9164BBCAZRL
  • HTML
  • HTML
AD9164BBCZ
  • HTML
  • HTML
AD9164BBCZRL
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Jan 30, 2020

- 20_0020

AD9161/AD9162/AD9163/AD9164 Die Revision

AD9164BBCA

PRODUCTION

AD9164BBCARL

PRODUCTION

AD9164BBCAZ

PRODUCTION

AD9164BBCAZRL

PRODUCTION

AD9164BBCZ

PRODUCTION

AD9164BBCZRL

PRODUCTION

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Jan 30, 2020

- 20_0020

arrow down

AD9161/AD9162/AD9163/AD9164 Die Revision

AD9164BBCA

PRODUCTION

AD9164BBCARL

PRODUCTION

AD9164BBCAZ

PRODUCTION

AD9164BBCAZRL

PRODUCTION

AD9164BBCZ

PRODUCTION

AD9164BBCZRL

PRODUCTION

Software & Part Ecosystem

 
JESD204x Frame Mapping Table Generator
Info:False

The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.

Can't find the software or driver you need?

Request a Driver/Software

Evaluation Kits 3

reference details image

EVAL-AD916X

AD9161/AD9162/AD9163/AD9164 Evaluation Board

zoom

EVAL-AD916X

AD9161/AD9162/AD9163/AD9164 Evaluation Board

AD9161/AD9162/AD9163/AD9164 Evaluation Board

Features and Benefits

  • Full featured evaluation board for the AD9161, AD9162, AD9163, and AD9164
  • ACE software for control
  • Direct clocking vs. on-board clocking
  • Showing RF modes of the DAC, including mixed mode and 2× NRZ
  • NCO only mode
  • JESD204B interface mode

Product Detail

This user guide is for the AD9161, AD9162, AD9163, and AD9164 evaluation board. The evaluation board connects to an ADS7-V2EBZ pattern generator for quick evaluation of the AD9161, AD9162, AD9163, and AD9164, high speed, RF digital-to-analog converters (RF DACs). The ADS7-V2EBZ automatically formats the data and sends it to the evaluation board, which simplifies evaluation of the device. The evaluation board runs from the FPGA mezzanine card (FMC) power supply.

The evaluation board includes a clock buffer, the AD9508, which provides the reference clock and SYSREF± pins to the ADS7-V2EBZ, and the SYSREF± pins signal to the DAC.

The evaluation board can be driven by an external clock or the on-board clock (ADF4355). There is a single-pole, double throw (SPDT) switch on the board for selecting the clock source.

reference details image

ADS8-V1EBZ

ADS8-V1 Evaluation Board

zoom

ADS8-V1EBZ

ADS8-V1 Evaluation Board

ADS8-V1 Evaluation Board

Features and Benefits

  • Xilinx Kintex Ultrascale XCKU040-3FFVA1156E FPGA.
  • One (1) FMC+ connector.
  • Twenty (20) 16Gbps transceivers supported by one (1) FMC+ connector.
  • DDR4 SDRAM.
  • Simple USB 3.0 port interface.

Product Detail

When connected to a specified Analog Devices high speed adc evaluation board, the ADS8-V1 works as a data acquistion board. Designed to support the highest speed JESD204B A/D Converters, the FPGA on the ADS8-V1 acts as the data receiver, while the ADC is the data transmitter.

reference details image

ADS7-V2EBZ

FPGA Based Data Capture Kit

zoom

ADS7-V2EBZ

FPGA Based Data Capture Kit

FPGA Based Data Capture Kit

Features and Benefits

  • Based on Virtex-7 FPGA 
  • One (1) FMC-HPC connector 
  • Ten (10) 13.1 Gbps transceivers supported 
  • Two (2) DDR3-1866 DIMMs 
  • Simple USB port interface (2.0)



Product Detail

The ADS7-V2 Evaluation Board was developed to support the evaluation of Analog Devices high speed A/D converters, D/A converters and Transceivers with JESD204B bit rates up to 13.1 Gbps. The Quick Start Wiki site listed below provides a high level overview of the platform. In addition, each use case of the board has its own section (e.g. Using the ADS7-V2 for High Speed A/D Converter Evaluation). The ADS7-V2 is intended to be used only with specified Analog Devices Evaluation Boards. The ADS7-V2 is not intended to be used as a development platform, and no support is available for standalone operation. Please refer to Xilinx and its approved distributors for FPGA Development Kits

Tools & Simulations 6

Recently Viewed