



8		7		6		5		4		3		2		1																																					
D	THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.					<table><tr><th colspan="3">JUMPER TABLE</th></tr><tr><th>JP#</th><th>ON</th><th>OFF</th></tr><tr><td>1</td><td></td><td></td></tr><tr><td>2</td><td></td><td></td></tr><tr><td>3</td><td></td><td></td></tr><tr><td>4</td><td></td><td></td></tr><tr><td>5</td><td></td><td></td></tr></table>			JUMPER TABLE			JP#	ON	OFF	1			2			3			4			5			<table><tr><th colspan="4">REVISIONS</th></tr><tr><th>REV</th><th>DESCRIPTION</th><th>DATE</th><th>APPROVED</th></tr><tr><td>C</td><td>REMOVE T32 R44 C318</td><td>2/1/2018</td><td>S B.</td></tr></table>										REVISIONS				REV	DESCRIPTION	DATE	APPROVED	C	REMOVE T32 R44 C318	2/1/2018	S B.
	JUMPER TABLE																																																		
	JP#	ON	OFF																																																
1																																																			
2																																																			
3																																																			
4																																																			
5																																																			
REVISIONS																																																			
REV	DESCRIPTION	DATE	APPROVED																																																
C	REMOVE T32 R44 C318	2/1/2018	S B.																																																
RELAY CONTROL CHART																																																			
	CONTROL	CODE	DEVICE	FUNCTION	CONNECTOR																																														
C																																																			
B																																																			
A																																																			


TEMPLATE ENGINEER B.PHILLIPS		DATE		SCHEMATIC				 ANALOG DEVICES							
HARDWARE SERVICES R.MACDONALD															
HARDWARE SYSTEMS D.WILLIAMS				HW TYPE : AD9162 & 64-FMCB EBZ Product(s): : PACKAGE : N/A : N/A TESTER : N/A CONTACTOR : N/A HANDLER : N/A											
TEST ENGINEER N/A															
COMPONENT ENGINEER N/A															
TEST PROCESS R.DELGADO				UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES DECIMALS X.XX +0.010 FRACTIONS +1/32 ANGLES +2				DRAWING NO. 02_046215		REV. C					
HARDWARE RELEASE N/A															
DESIGNER P. ALONGI				MASTER PROJECT TEMPLATE TBD		TESTER TEMPLATE 040127_b		SIZE D		SCALE 1:1		CODE ID NO. CodeID		SHEET 1 OF 9	
PTD ENGINEER A. ALVARAN															
CHECKER -															

| 8 | | 7 | | 6 | | 5 | | 4 | | 3 | | 2 | | 1 | |



DAC OUTPUT & CLK & POWER SEQUENCE

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED






SCHEMATIC			
HW TYPE : AD9162 & 64-FMCMC EBZ			
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_046215	REV C	
PTD ENGINEER A. ALVARAN	SIZE D	SCALE 1:1	SHEET 3 OF 9

POWER - REGULATOR & NEG LDO



REVISIONS

REV	DESCRIPTION	DATE	APPROVED
-----	-------------	------	----------



NOTES











ADP7182 ON THE TOP LAYER
ADP7183 ON THE BOTTOM LAYER



SCHEMATIC			
HW TYPE : AD9162 & 64-FMCA EBZ			
Product(s) :			
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_046215	REV C	
PTD ENGINEER A. ALVARAN	SIZE D	SCALE 1:1	SHEET 4 OF 9

POWER - LDO






REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




SCHEMATIC			
HW TYPE : AD9162 & 64-FMCB EBZ			
Product(s) :			
DESIGN VIEW	DRAWING NO.		REV
<DESIGN_VIEW>	02_046215		C
PTD ENGINEER	SIZE	SCALE	SHEET 5 OF 9
A. ALVARAN	D	1:1	


ONBOARD CLK - ADF4355-2 & CLK BUFFER

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



LO (ADF4355)


 ANALOG DEVICES	SCHEMATIC				
	HW TYPE : AD9162 & 64-FMCB EBZ Product(s) : :				
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSES PERTAINING TO THE INTERESTS OF ANALOG DEVICES.</small> <small>THE EQUIPMENT SCHEMATIC DRAWING MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY OWNED ANALOG DEVICES.</small>	DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. 02_046215		REV C
	PTD ENGINEER A.ALVARAN	SIZE D	SCALE 1:1	SHEET 6	OF 9



GPIO & MISC

REVISIONS

REV	DESCRIPTION	DATE	APPROVED





IMPLEMENTATION NOTE: FMC_SPI_EN WILL NEED TO BE SAMPLED AS ANALOG, SINCE IT MAY BE AS LOW AS 1.2V LOGIC HIGH.




NOTE:

IF USB CABLE IS PLUGGED IN PIC IS THE SOURCE OF SPI BUS AND TXEN SIGNALS

IF USB IS UNPLUGGED FMC INTERFACE IS THE SOURCE OF SPI BUS AND TXEN SIGNAL.



CONNECTIONS WILL PASS RIGHT THROUGH THE CONNECTOR



NOTES
FMC_SPI_EN = LOW, FPGA
FMC_SPI_EN = HIGH, PIC



SCHEMATIC

HW TYPE : AD9162 & 64-FMCB EBZ
Product(s) :

DESIGN VIEW
<DESIGN_VIEW>

PTD ENGINEER
A. ALVARAN

DRAWING NO.
02_046215

SIZE
D

SCALE
1:1

SHEET 8 OF 9

REV
C

