Menu
Close
Dual, 16-Bit, 2.25 GSPS, TxDAC+ Digital-to-Analog Converter
Overview
Features and Benefits
- Supports input data rates up to 1.125 GSPS
- Proprietary low spurious and distortion design
- Single carrier LTE 20 MHz bandwidth (BW), ACLR = 77 dBc
at 180 MHz IF - SFDR = 72 dBc at 150 MHz IF, −6 dBFS
- Single carrier LTE 20 MHz bandwidth (BW), ACLR = 77 dBc
- Flexible 4-lane JESD204B interface
- Multiple chip synchronization
- Fixed latency
- Data generator latency compensation
- Selectable 1×, 2×, 4×, and 8× interpolation filter
- Low power architecture
- Input signal power detection
- Emergency stop for downstream analog circuitry protection
- Transmit enable function allows extra power saving
- High performance, low noise, phase-locked loop (PLL) clock multiplier
- Digital inverse sinc filter and programmable finite impulse response (FIR) filter
- Low power: 1223 mW at 1.5 GSPS, 1406 mW at 2.0 GSPS, full operating conditions
- 56-lead LFCSP with exposed pad
Product Details
The AD9152 is a dual, 16-bit, high dynamic range digital-to-analog converter (DAC) that provides a maximum sample rate of 2.25 GSPS, permitting a multicarrier generation up to the Nyquist frequency. The DAC outputs are optimized to interface seamlessly with the ADRF6720 analog quadrature modulator (AQM) from Analog Devices, Inc. An optional 3-wire or 4-wire serial port interface (SPI) provides for programming/readback of many internal parameters. The full-scale output current can be programmed over a range of 4 mA to 20 mA. The AD9152 is available in a 56-lead LFCSP. The AD9152 is a member of the TxDAC+® family.
Product Highlights
- Ultrawide signal bandwidth enables emerging wideband and multiband wireless applications.
- Advanced low spurious and distortion design techniques provide high quality synthesis of wideband signals from baseband to high intermediate frequencies.
- JESD204B Subclass 1 support simplifies multichip synchronization in software and hardware design.
- Fewer pins for data interface width with the serializer/deserializer (SERDES) JESD204B four-lane interface.
- Programmable transmit enable function allows easy design balance between power consumption and wake-up time.
- Small package size with an 8 mm × 8 mm footprint.
Applications
-
Wireless communications
- Multicarrier LTE and GSM base stations
- Wideband repeaters
- Software defined radios
- Wideband communications
- Point to point microwave radios
- LMDS/MMDS
- Transmit diversity, multiple input/multiple output (MIMO)
- Instrumentation
- Automated test equipment
Product Categories
Markets & Technology
Product Lifecycle
Recommended for New Designs
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
Evaluation Kits (4)
Documentation
Software & Systems Requirements
Evaluation Software
JESD204 Interface Framework
Tools & Simulations
IBIS Models
Design Resources
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal.
PCN-PDN Information
Support & Discussions
AD9152 Discussions
Sample & Buy
The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.
