概览
优势和特点
- 198 MFLOPS(32位浮点)
- 16K 32位双端口片内存储器(544 KB可配置)
- 64M x 32位字外部地址空间
- 无缝SDRAM接口
- I2S模式支持多达8个通道
- 2个串行发射/接收端口支持32通道TDM
- 2个定时器具有事件捕获和PWM选项
- 12个可编程I/O引脚
- 10个DMA通道
- 2个ADSP-21065L全面支持无缝多处理
- 下载ADSP-21065L-EP数据手册(pdf)
- 扩展温度范围:-55°C至+110°C
- 受控制造基线
- 唯一封装组装/测试厂
- 唯一晶圆制造厂
- 增强型产品变更通知
- 认证数据可应要求提供
- V62/13601 DSCC图纸号
产品详情
ADSP-21065L是一款通用型可编程32位DSP,用户可以在定点或浮点算法两种模式下以相同的效率进行编程。这种编程灵活性,再加上高性能内核和多种集成外设,使ADSP-21065L具有优异的性价比,广泛适用于消费电子、通信、汽车、工业和计算机应用。
ADSP-21065L与ADI SHARC DSP系列代码兼容,因此,用户可以直接使用ADI和SHARC第三方提供的软硬件开发工具。
产品分类
产品生命周期
量产
该产品系列中至少有一个型号已量产并可供采购。该产品适合用于新设计,但也可能有更新的替代产品。
参考资料
-
EE-112: Class Implementation in Analog C++11/14/2016
-
TN: Interfacing I2S Compatible Audio Devices to the ADSP-21065L11/10/2009
-
EE-332: 周期计数与分析 (Rev. 0)8/19/2009
-
• EE-332: Code example (Rev 2, 03/2008)
ZIP -
EE-328: 将ADSP-2106x/2116x 的设计移植到ADSP-2126x/2136x/ 2137x SHARC®处理器系统 (Rev. 1)6/8/2009
-
EE-305: 基于SHARC®处理器的系统设计与调试 (Rev. A)6/8/2009
-
EE-340: SHARC®处理器和Blackfin®处理器的SPI 连接 (Rev. 1)5/11/2009
-
• EE-340: Code example (Rev 1, 07/2008)
ZIP -
EE-285: 从ADSP-21065L 转向使用ADSP-21375 SHARC®处理器 (Rev. 2)5/11/2009
-
EE-175: 仿真器与EZ-KIT Lite®评估系统问题解决指南 (Rev. 10)5/11/2009
-
• EE-175: RMA forms (Rev 10, 11/2007)
ZIP -
EE-68: JTAG 仿真技术参考 (Rev. 10)5/11/2009
-
EE-323: Implementing Dynamically Loaded Software Modules (Rev. 1)3/8/2008
-
• EE-323: Associated Code
ZIP -
EE-107: ADSP-21065L EPROM Booting12/13/2007
-
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev. 1)8/31/2007
-
EE-280: In-Circuit Flash Programming on ADSP-2106x SHARC® Processors (Rev. 2)4/10/2007
-
• EE-280: Code Example (Rev 2, 03/2007)
ZIP -
EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev. 3)3/7/2007
-
EE-84: External Port DMA Modes of Operation for SHARC Processors (Rev. 2)3/2/2007
-
• EE-84: Code Example (Rev 2, 2/2007)
ZIP -
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev. 1)12/5/2006
-
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev. 1)4/4/2005
-
• EE-267 Software Code
ZIP -
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev. 1)2/15/2005
-
EE-247: Interfacing AD7676 ADCs to ADSP-21065L SHARC® Processors (Rev. 1)10/12/2004
-
• EE-247 Software Code
ZIP -
EE-244: Interfacing Gated Clocks to ADSP-21065L SHARC® Processors (Rev. 1)10/12/2004
-
• EE-244 Software Code
ZIP -
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev. 3)9/15/2004
-
• EE-202 Software Code
ZIP -
EE-241: SHARC® DSPs to TigerSHARC® Processors Code Porting Guide (Rev. 1)7/19/2004
-
• EE-241 Software Code
ZIP -
TN: Using the Low Cost, High Performance ADSP21065L DSP for Digital Audio Applications (Rev. 1)6/8/2004
-
• TN-21065 Associated Files
ZIP -
EE-219: Connecting Character LCD Panels to ADSP-21262 SHARC® DSPs (Rev. 1)12/30/2003
-
• EE-219 Software Code
ZIP -
EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs5/21/2003
-
• EE-191 Software Code
ZIP -
EE-141: Benchmarking C Code on the ADSP-2106x and the ADSP-2116x Family of DSPs12/16/2002
-
Interfacing the ADSP21065L SHARC DSP to the AD1819A AC-97 Soundport Codec12/12/2002
-
EE-166: ADSP-2106x EPROM Overlay Support with VisualDSP++ 2.09/26/2002
-
• EE-166 Software Code
ZIP -
EE-132: Placing C Code and Data Modules in SHARC memory using VisualDSP++™9/18/2002
-
• EE-132 Software Code
ZIP -
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++9/18/2002
-
EE-127: The ADSP-21065L On-chip SDRAM Controller (Rev. 1)9/18/2002
-
EE-116: SHARC Shortword DMA9/18/2002
-
• EE-116 Software Code
ZIP -
EE-109: ADSP2106x : Using 2106x SPORT's as Timers9/17/2002
-
EE-98: Using External Bus Arbitration to Group More Than Two ADSP-21065L into a Multiprocessing Cluster9/17/2002
-
EE-86: Interfacing SHARC 2106x DSPs to PLX 9080 PCI Bridge Chips9/17/2002
-
EE-85: Recommended Handling of Unused SHARC Pins9/17/2002
-
EE-70: ADSP-2106x SPORT DTx pins: Is There Potential MCM Data Contention Between Different SHARCs9/17/2002
-
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev. 2)9/17/2002
-
• EE-69: Code Example (Rev 2, 01/2007)
ZIP -
EE-62: Accessing Short Word Memory In C9/16/2002
-
EE-47: ADSP-2106x Link Ports - Maximum Throughput9/16/2002
-
EE-46: SHARC Internal Power Measurements9/16/2002
-
EE-45: Using the ADSP-2106x/21020 EZ-ICE DBWIN Utility9/16/2002
-
EE-42: C-Programs on the ADSP-2106x9/16/2002
-
EE-110: A Quick Primer on ELF and DWARF File Formats5/17/2000
-
EE-104: Setting Up Streams with the VisualDSP Debugger11/5/1999
-
• EE-104 Software Code
ZIP -
EE-74: Analog Devices Serial Port Development and Troubleshooting Guide11/4/1999
-
EE-103: Performing Level Conversion Between 5v and 3.3v IC's11/4/1999
-
EE-37: How to Interface an LCD to the 21xx and 2106x Family DSP's9/21/1997
-
SHARC Processors: Manuals9/10/2015
-
Getting Started with SHARC2/14/2015
-
ADSP-21065L User's Manual (Rev. 2.0)3/7/2008
-
Documentation Errata
-
ADSP-21065L Technical Reference (Rev. 2.0)3/7/2008
-
DSPs Enhance Flexible Third-Generation Base-Station Design11/1/1999 模拟对话
软件代码及系统需求
工具及仿真模型
IBIS模型
BSDL模型
Surface Mount Assembly Recommendations for Plastic Ball Grid Array (PBGA) Packages
设计资源
ADI始终把满足您可靠性水平的产品放在首要位置。我们通过在所有产品、工艺设计和制造过程中引入高质量和可靠性检查实践这一承诺。发运的产品实现“零缺陷”始终是我们的目标。
Part Number | Material Declaration | Reliability Data | Pin/Package Drawing | CAD Symbols, Footprints & 3D Models |
---|---|---|---|---|
ADSP-21065LCSZ-240 | 材料声明 | 质量和可靠性 | 208-Lead MQFP (28mm x 28mm x 3.4mm) | |
ADSP-21065LKCAZ264 | 材料声明 | 质量和可靠性 | 196-Ball CSPBGA (15mm x 15mm x 1.7mm) | |
ADSP-21065LKSZ-264 | 材料声明 | 质量和可靠性 | 208-Lead MQFP (28mm x 28mm x 3.4mm) | |
Wafer Fabrication Data |
PCN-PDN信息
Select a model from the dropdown below to subscribe to PCN/PDN notifications and view past notifications as well.
样片申请及购买
订购常见问题解答
有关在线订单、付款选项等问题的答案,请参阅我们的订购常见问题解答。
立即购买报价
(**)显示的立即购买报价和报价范围基于少量订单。
报价单
(*)所列的千片报价单仅供预算参考,指美元报价(规定订量的单价,美国离岸价),如有修改,恕不另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。对于指定订量报价或交货报价,请联系当地的ADI授权代理商。对于评估板和套件的报价是指单片价格。
交付周期
请参见我们的首席客户官关于交付周期的最新沟通说明。
采样
选择上方“样片”按钮将重定向至第三方ADI样片网站。登录后,所选部件将转移到您在此网站上的购物车。如果您之前从未使用过此网站,请创建一个新帐户。有关此样片网站的任何问题,请联系SampleSupport@analog.com。