AD4630-20
预发布20-Bit, 2MSPS/500kSPS Dual-Channel SAR ADCs
- 产品模型
- 2
概述
- High performance
- Throughput: 2MSPS (AD4630-20) or 500kSPS (AD4632-20) per channel maximum
- INL: ±0.8ppm typical from −40°C to +125°C
- SNR: 105.7dB typical
- THD: −127dB typical
- NSD: −166dBFS/Hz typical
- Low power
- 15mW per channel at 2MSPS
- 5mW per channel at 500kSPS
- 1.5mW per channel at 10kSPS
- Easy Drive features reduce system complexity
- Low 0.6μA input current for DC inputs at 2MSPS
- Wide input common-mode range: −(1/128) × VREF to +(129/128) × VREF
- Flexible external reference voltage range: 4.096V to 5V
- Accurate integrated reference buffer with 2μF bypass capacitor
- Programmable block averaging filter with up to 216 decimation
- Extended sample resolution to 30 bits
- Overrange and synchronization bits
- Flexi-SPI digital interface
- 1, 2, or 4 SDO lanes per channel allows slower SCK
- Echo clock mode simplifies use of digital isolator
- Compatible with 1.2V to 1.8V logic
- 7 mm × 7 mm 64-Ball CSP_BGA package with internal supply and reference capacitors to help reduce system footprint
The AD4630-20/AD4632-20 are 2-channel, simultaneous sampling, Easy Drive™, 2MSPS or 500kSPS successive approximation register (SAR) analog-to-digital converters (ADCs). With a guaranteed typical ±0.8ppm INL and no missing codes at 20 bits, the AD4630-20/AD4632-20 achieve unparalleled precision from −40°C to +125°C. Figure 1 shows the functional architecture of the AD4630-20/AD4632-20.
A low drift, internal precision reference buffer eases voltage reference sharing with other system circuitry. The AD4630-20/ AD4632-20 offer a typical dynamic range of 106dB when using a 5V reference. The low noise floor enables signal chains, which require less gain and lower power. A block averaging filter with programmable decimation ratio can increase dynamic range up to 153dB. The wide differential input and common-mode ranges allow inputs to use the full voltage reference (±VREF) range without saturating, simplifying signal conditioning requirements and system calibration. The improved settling of the Easy Drive analog inputs broadens the selection of analog front end (AFE) components compatible with the AD4630-20/AD4632-20. Both single-ended and differential signals are supported.
The versatile Flexi-SPI serial-peripheral interface (SPI) eases host processor and ADC integration. A wide data clocking window, multiple SDO lanes, and optional dual data rate (DDR) data clocking can reduce the serial clock to 10MHz while operating at a sample rate of 2MSPS or 500kSPS. Echo clock and ADC host clock modes relax the timing requirements and simplify the use of digital isolators.
The 64-ball chip-scale package ball grid array (CSP_BGA) of the AD4630-20/AD4632-20 integrates all critical power supply and reference bypass capacitors, which reduce the footprint and system component count, and lessening sensitivity to board layout.
APPLICATIONS
- Automatic test equipment
- Digital control loops
- Medical instrumentation
- Seismology
- Semiconductor manufacturing
- Scientific instrumentation
参考资料
数据手册 1
用户手册 1
视频 1
ADI 始终高度重视提供符合最高质量和可靠性水平的产品。我们通过将质量和可靠性检查纳入产品和工艺设计的各个范围以及制造过程来实现这一目标。出货产品的“零缺陷”始终是我们的目标。查看我们的质量和可靠性计划和认证以了解更多信息。
| 产品型号 | 引脚/封装图-中文版 | 文档 | CAD 符号,脚注和 3D模型 |
|---|---|---|---|
| AD4630-20BBCZ | CSP_BGA | ||
| AD4630-20BBCZ-RL | CSP_BGA |
这是最新版本的数据手册
软件资源
找不到您所需的软件或驱动?
申请驱动/软件工具及仿真模型
LTspice
LTspice中提供以下器件型号:
- AD4630-16
- AD4630-20
- AD4630-24
LTspice®是一款强大高效的免费仿真软件、原理图采集和波形观测器,为改善模拟电路的仿真提供增强功能和模型。
最新评论
需要发起讨论吗? 没有关于 AD4630-20的相关讨论?是否需要发起讨论?
在EngineerZone®上发起讨论