

20-Bit, 2MSPS/500kSPS Dual-Channel SAR ADCs

FEATURES

- ▶ High performance
 - ▶ Throughput: 2MSPS (AD4630-20) or 500kSPS (AD4632-20) per channel maximum
 - ▶ INL: ± 0.8 ppm typical from -40°C to $+125^{\circ}\text{C}$
 - ▶ SNR: 105.7dB typical
 - ▶ THD: -127 dB typical
 - ▶ NSD: -166 dBFS/Hz typical
- ▶ Low power
 - ▶ 15mW per channel at 2MSPS
 - ▶ 5mW per channel at 500kSPS
 - ▶ 1.5mW per channel at 10kSPS
- ▶ Easy Drive features reduce system complexity
 - ▶ Low $0.6\mu\text{A}$ input current for DC inputs at 2MSPS
 - ▶ Wide input common-mode range: $-(1/128) \times V_{\text{REF}}$ to $+(129/128) \times V_{\text{REF}}$
- ▶ Flexible external reference voltage range: 4.096V to 5V
 - ▶ Accurate integrated reference buffer with $2\mu\text{F}$ bypass capacitor
- ▶ Programmable block averaging filter with up to 2^{16} decimation
 - ▶ Extended sample resolution to 30 bits
 - ▶ Overage and synchronization bits
- ▶ Flexi-SPI digital interface
 - ▶ 1, 2, or 4 SDO lanes per channel allows slower SCK
 - ▶ Echo clock mode simplifies use of digital isolator
 - ▶ Compatible with 1.2V to 1.8V logic
- ▶ **7 mm × 7 mm 64-Ball CSP_BGA** package with internal supply and reference capacitors to help reduce system footprint

APPLICATIONS

- ▶ Automatic test equipment
- ▶ Digital control loops
- ▶ Medical instrumentation
- ▶ Seismology
- ▶ Semiconductor manufacturing
- ▶ Scientific instrumentation

FUNCTIONAL BLOCK DIAGRAM




Figure 1. AD4630-20/AD4632-20 Functional Block Diagram

GENERAL DESCRIPTION

The AD4630-20/AD4632-20 are 2-channel, simultaneous sampling, Easy Drive™, 2MSPS or 500kSPS successive approximation register (SAR) analog-to-digital converters (ADCs). With a guaranteed typical ± 0.8 ppm INL and no missing codes at 20 bits, the AD4630-20/AD4632-20 achieve unparalleled precision from -40°C to $+125^{\circ}\text{C}$. Figure 1 shows the functional architecture of the AD4630-20/AD4632-20.

A low drift, internal precision reference buffer eases voltage reference sharing with other system circuitry. The AD4630-20/AD4632-20 offer a typical dynamic range of 106dB when using a 5V reference. The low noise floor enables signal chains, which require less gain and lower power. A block averaging filter with programmable decimation ratio can increase dynamic range up to 153dB. The wide differential input and common-mode ranges allow inputs to use the full voltage reference ($\pm V_{\text{REF}}$) range without saturating, simplifying signal conditioning requirements and system calibration. The improved settling of the Easy Drive analog inputs broadens the selection of analog front end (AFE) components compatible with the AD4630-20/AD4632-20. Both single-ended and differential signals are supported.

The versatile Flexi-SPI serial-peripheral interface (SPI) eases host processor and ADC integration. A wide data clocking window, multiple SDO lanes, and optional dual data rate (DDR) data clocking can reduce the serial clock to 10MHz while operating at a sample rate of 2MSPS or 500kSPS. Echo clock and ADC host clock modes relax the timing requirements and simplify the use of digital isolators.

The **64-ball chip-scale package ball grid array (CSP_BGA)** of the AD4630-20/AD4632-20 integrates all critical power supply and reference bypass capacitors, which reduce the footprint and system component count, and lessening sensitivity to board layout.

TABLE OF CONTENTS

Features.....	1	Layout Guidelines.....	40
Applications.....	1	Registers.....	41
Functional Block Diagram.....	1	Register Details.....	42
General Description.....	1	Interface Configuration A Register.....	42
Specifications.....	3	Interface Configuration B Register.....	42
Timing Specifications.....	6	Device Configuration Register.....	43
Absolute Maximum Ratings.....	11	Chip Type Register.....	43
Thermal Resistance.....	11	Product ID Low Register.....	43
Electrostatic Discharge (ESD) Ratings.....	11	Product ID High Register.....	44
ESD Caution.....	11	Chip Grade Register.....	44
Pin Configurations and Function Descriptions.....	12	Scratchpad Register.....	44
Typical Performance Characteristics.....	14	SPI Revision Register.....	44
Terminology.....	19	Vendor ID Low Register.....	45
Theory of Operation.....	20	Vendor ID High Register.....	45
Overview.....	20	Stream Mode Register.....	45
Converter Operation.....	20	Interface Configuration C Register.....	46
Transfer Function.....	20	Interface Status A Register.....	46
Analog Features.....	21	Exit Configuration Mode Register.....	46
Digital Sample Processing Features.....	21	Averaging Mode Register.....	47
Applications Information.....	23	Channel 0 Offset Registers.....	47
Typical Application Diagrams.....	23	Channel 1 Offset Registers.....	48
Analog Front End (AFE) Design.....	24	Channel 0 Gain Registers.....	49
Multiplexed Applications.....	24	Channel 1 Gain Registers.....	49
Reference Circuitry Design	25	Modes Register.....	50
Device Reset.....	25	Internal Oscillator Register.....	50
Power Supplies.....	26	Output Driver Register.....	51
Serial Interface.....	27	Test Pattern Registers.....	51
SPI Signals.....	27	Digital Diagnostics Register.....	52
Sample Conversion Timing and Data		Digital Errors Register.....	52
Transfer.....	30	Outline Dimensions.....	53
Clocking Modes	31	Ordering Guide.....	53
Data Clocking Requirements and Timing.....	34		

REVISION HISTORY**6/2026—Revision 0: Initial Version**

SPECIFICATIONS

VDD_5V = 5.4V, VDD_1.8V = 1.8V, VIO = 1.8V, V_{REFIN} = 5V, input common mode = 2.5V, sampling frequency (f_s) = 2MSPS for the AD4630-20 and 500kSPS for the AD4632-20, and all specifications T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = 25°C.

Table 1. Specifications

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
RESOLUTION		20			Bits
ANALOG INPUT					
Voltage Range	INx+ voltage (V _{INx+}) - INx- voltage (V _{INx-})	$-(65/64) \times V_{REF}$		$+(65/64) \times V_{REF}$	V
Absolute Input Voltage	V _{INx+} , V _{INx-} to GND	$-(1/128) \times V_{REF}$		$+(129/128) \times V_{REF}$	V
Common-Mode Input Range	(V _{INx+} + V _{INx-})/2	$-(1/128) \times V_{REF}$		$+(129/128) \times V_{REF}$	V
Common-Mode Rejection Ratio (CMRR)	Input frequency (f _{IN}) = 10kHz		132		dB
Analog Input Current	Acquisition phase, T _A = 25°C		0.4		nA
	Converting any DC input at 2MSPS		0.6		μA
Analog Input Capacitance (C _{IN})	Acquisition phase		60		pF
	Outside acquisition phase (pin capacitance (C _{PIN}))		2		pF
THROUGHPUT					
Complete Cycle					
AD4630-20		500			ns
AD4632-20		2000			ns
Conversion Time		264	282	300	ns
Acquisition Phase ¹					
AD4630-20		244	260	275	ns
AD4632-20		1744	1760	1775	ns
Throughput Rate					
AD4630-20		0		2	MSPS
AD4632-20		0		500	kSPS
DC ACCURACY					
No Missing Codes		20			Bits
Integral Nonlinearity (INL) Error		-1.5	±0.8	+1.5	ppm
Differential Nonlinearity (DNL) Error			±0.5		LSB
Transition Noise			1.86		LSB rms
Zero Error		-100	0	+100	μV
Zero Error Drift			±0.007		ppm/°C
Gain Error	Buffer disabled, V _{REF} = 5V	-0.004	±0.0002	+0.004	%FS
	Buffer enabled, V _{REFIN} = 5V	-0.008	±0.0006	+0.008	%FS
Gain Error Temperature Drift	Buffer disabled, V _{REF} = 5V		±0.025		ppm/°C
	Buffer enabled, V _{REFIN} = 5V		±0.07		ppm/°C
Power Supply Sensitivity	VDD_5V = 5.4V ± 0.1V		±0.1		ppm
	VDD_1.8V = 1.8V ± 5%		±0.2		ppm
Low Frequency Noise ²	Bandwidth = 0.1Hz to 10Hz		1.8		μV p-p
AC ACCURACY					
Dynamic Range			106		dB
Noise Spectral Density (NSD)			-166		dBFS/Hz
Total RMS Noise			17.7		μV rms
Signal-to-Noise Ratio (SNR)	f _{IN} = 1kHz, -0.5dBFS	102.5	105.7		dB
Spurious-Free Dynamic Range (SFDR)	f _{IN} = 1kHz, -0.5dBFS		127		dB
Total Harmonic Distortion (THD)	f _{IN} = 1kHz, -0.5dBFS		-127	-114	dB
Signal-to-Noise-and-Distortion (SINAD) Ratio	f _{IN} = 1kHz, -0.5dBFS	102.5	105.7		dB
Oversampled Dynamic Range	Averaging = 2		109		dB

SPECIFICATIONS

Table 1. Specifications (Continued)

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
SNR	Averaging = 256		130		dB
	Averaging = 65536		152.7		dB
	VDD_5V = 5.0V, f _{IN} = 1kHz, -0.5dBFS, V _{REFIN} = 4.096V		104		dB
SFDR	VDD_5V = 5.0V, f _{IN} = 1kHz, -0.5dBFS, V _{REFIN} = 4.096V		130		dB
THD	VDD_5V = 5.0V, f _{IN} = 1kHz, -0.5dBFS, V _{REFIN} = 4.096V		-130		dB
SINAD	VDD_5V = 5.0V, f _{IN} = 1kHz, -0.5dBFS, V _{REFIN} = 4.096V		104		dB
SNR	f _{IN} = 100kHz, -0.5dBFS		105.6		dB
THD	f _{IN} = 100kHz, -0.5dBFS		-113		dB
SINAD	f _{IN} = 100kHz, -0.5dBFS		104.9		dB
-3dB Input Bandwidth			74		MHz
Aperture Delay			0.7		ns
Aperture Jitter			1.4		ps rms
CHANNEL-TO-CHANNEL CROSSTALK	f _{IN} = 1kHz, 1.3kHz		-135		dB
INTERNAL REFERENCE BUFFER	External reference drives REFIN				
REFIN Voltage Range	5.3V ≤ VDD_5V ≤ 5.5V	4.95	5	5.05	V
	4.8V ≤ VDD_5V ≤ 5.25V		4.5		V
	4.75V ≤ VDD_5V ≤ 5.25V	4.046	4.096	4.146	V
REFIN Bias Current		-50	5	+50	nA
REFIN Input Capacitance			40		pF
Reference Buffer Offset Error	V _{REFIN} = 5V, T _A = 25°C	-100	±25	+100	μV
	V _{REFIN} = 4.5V, T _A = 25°C		±25		μV
	V _{REFIN} = 4.096V, T _A = 25°C	-100	±25	+100	μV
Reference Buffer Offset Drift			±0.3		μV/°C
Power-On Settling Time			3		ms
EXTERNALLY OVERDRIVEN REFERENCE	External reference drives REF (V _{REFIN} = 0V)				
REF Voltage Range	5.3V ≤ VDD_5V ≤ 5.5V	4.95	5	5.05	V
	4.8V ≤ VDD_5V ≤ 5.25V		4.5		V
	4.75V ≤ VDD_5V ≤ 5.25V	4.046	4.096	4.146	V
REF Current					
AD4630-20	f _S = 2MSPS		1.8		μA
AD4632-20	f _S = 500kSPS		0.5		μA
REF Input Capacitance			2		μF
DIGITAL INPUTS	1.14V ≤ V _{IO} ≤ 1.89V				
Logic Levels					
Input Voltage Low (V _{IL})		-0.3		+0.35 × V _{IO}	V
Input Voltage High (V _{IH})		0.65 × V _{IO}		V _{IO} + 0.3	V
Input Current Low (I _{IL})		-10		+10	μA
Input Current High (I _{IH})		-10		+10	μA
Input Pin Capacitance			2		pF
DIGITAL OUTPUTS	1.14V ≤ V _{IO} ≤ 1.89V				
Pipeline Delay					Conversion results available immediately after completed conversion
Output Voltage Low (V _{OL})	Sink current (I _{SINK}) = 2mA			0.25 × V _{IO}	V
Output Voltage High (V _{OH})	Source current (I _{SOURCE}) = 2mA	0.75 × V _{IO}			V

SPECIFICATIONS

Table 1. Specifications (Continued)

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
POWER SUPPLIES					
VDD_5V	V _{REF} = 5V	5.3	5.4	5.5	V
	V _{REF} = 4.5V	4.8	5	5.25	V
	V _{REF} = 4.096V	4.75	5	5.25	V
VDD_1.8V		1.71	1.8	1.89	V
VIO ³		1.14		1.89	V
Standby Current					
VDD_5V			500		μA
VDD_1.8V			90		μA
VIO			<1		μA
Shutdown Current					
VDD_5V			5		μA
VDD_1.8V			5		μA
VIO			<1		μA
Operating Current, AD4630-20					
VDD_5V	Both channels active, 2MSPS VDD_5V = 5.4V		2.7	3.2	mA
VDD_1.8V	VDD_1.8V = 1.8V		8.2	11.2	mA
VIO	VIO = 1.8V, 1-lane SDO		0.6		mA
Operating Current, AD4632-20					
VDD_5V	Both channels active, 500kSPS VDD_5V = 5.4V		1.1	1.5	mA
VDD_1.8V	VDD_1.8V = 1.8V		2.1	3.1	mA
VIO	VIO = 1.8V, 1-lane SDO		0.15		mA
Power Dissipation					
	Both channels active, 2MSPS		30	39	mW
	Both channels active, 500kSPS		10	14.2	mW
t _{RESET_DELAY}	After power-on, delay from VDD_5V and VDD_1.8V valid to RST assertion	3			ms
t _{RESET_PW}	RST pulse width	50			ns
TEMPERATURE RANGE					
Specified Performance	T _{MIN} to T _{MAX}	-40		+125	°C

¹ The acquisition phase is the time available for the input sampling capacitors to acquire a new input with the ADC running at a throughput rate of 2MSPS for the AD4630-20 and 500kSPS for the AD4632-20.

² For the low-frequency noise plot, see [Figure 24](#). 1/f noise is canceled internally by auto-zeroing. Noise spectral density is substantially uniform from DC to f_S/2.

³ When VIO < 1.4V, bit IO2X must be set to 1. For more details, see the [Output Driver Register](#) section.

SPECIFICATIONS

Table 3. Register Read/Write Timing (Continued)

Parameter	Symbol	Min	Typ	Max	Unit
VIO > 1.71V		11.6			ns
VIO > 1.14V		12.3			ns
Last SCK Edge to CS Rising Edge	t _{SCKCS}	5.2			ns




Figure 3. Register Configuration Mode Write Timing




Figure 4. Register Configuration Mode Read Timing




Figure 5. Register Configuration Mode Command Timing

Table 4. SPI Compatible Mode Timing

Parameter	Symbol	Min	Typ	Max	Unit
SCK Period	t _{SCK}	9.8			ns
VIO > 1.71V		12.3			ns
VIO > 1.14V					ns
SCK Low Time	t _{SCKL}	4.2			ns
VIO > 1.71V		5.2			ns
VIO > 1.14V					ns
SCK High Time	t _{SCKH}	4.2			ns
VIO > 1.71V					ns

SPECIFICATIONS

Table 4. SPI Compatible Mode Timing (Continued)

Parameter	Symbol	Min	Typ	Max	Unit
VIO > 1.14V		5.2			ns
SCK Falling Edge to Data Remains Valid	t_{HSDO}	1.4			ns
SCK Falling Edge to Data Valid Delay	t_{DSDO}			5.6	ns
VIO > 1.71V				8.1	ns
VIO > 1.14V				9.3	ns
$\overline{\text{CS}}$ Falling Edge to SDO Valid	t_{CSEN}			6.8	ns
VIO > 1.71V				9.3	ns
VIO > 1.14V				9.8	ns
$\overline{\text{CS}}$ Falling Edge to First SCK Rising Edge	t_{CSSCK}	9.8			ns
VIO > 1.71V		12.3			ns
VIO > 1.14V		4.2			ns
Last SCK Edge to $\overline{\text{CS}}$ Rising Edge	t_{SCKCS}	4.2			ns
$\overline{\text{CS}}$ Rising Edge to SDO High Impedance	t_{CSDIS}			9	ns
$\overline{\text{CS}}$ Falling Edge to BUSY Rising Edge	t_{CSBUSY}		6		ns




Figure 6. SPI Clcking Mode 1-Lane SDR Timing

Table 5. Echo Clock Mode Timing, SDR, 1-Lane

Parameter	Symbol	Min	Typ	Max	Unit
SCK Period	t_{SCK}				
VIO > 1.71V		9.8			ns
VIO > 1.14V		12.3			ns
SCK Low Time, SCK High Time	$t_{\text{SCKL}}, t_{\text{SCKH}}$				
VIO > 1.71V		4.2			ns
VIO > 1.14V		5.2			ns
SCK Rising Edge to Data/SCKOUT Remains Valid	t_{HSDO}	1.1			ns
SCK Rising Edge to Data/SCKOUT Valid Delay	t_{DSDO}			5.6	ns
VIO > 1.71V				8.1	ns
VIO > 1.14V				9.3	ns
$\overline{\text{CS}}$ Falling Edge to First SCK Rising Edge	t_{CSSCK}				
VIO > 1.71V		9.8			ns
VIO > 1.14V		12.3			ns
Skew Between Data and SCKOUT	t_{SKEW}	-0.4	0	+0.4	ns
Last SCK Edge to $\overline{\text{CS}}$ Rising Edge	t_{SCKCS}	4.2			ns
$\overline{\text{CS}}$ Rising Edge to SDO High Impedance	t_{CSDIS}			9	ns

SPECIFICATIONS




Figure 7. Echo Clock Mode Timing, SDR, 1-Lane

007

Table 6. Echo Clock Mode Timing, DDR, 1-Lane

Parameter	Symbol	Min	Typ	Max	Unit
SCK Period	t_{SCK}	12.3			ns
SCK Low Time, SCK High Time	t_{SCKL} , t_{SCKH}	5.2			ns
SCK Edge to Data/SCKOUT Remains Valid	t_{HSDO}	1.1			ns
SCK Edge to Data/SCKOUT Valid Delay	t_{DSDO}			6.2	ns
VIO > 1.71V				8.7	ns
VIO > 1.14V					ns
\overline{CS} Falling Edge to First SCK Rising Edge	t_{CSSCK}	12.3			ns
Skew Between Data and SCKOUT	t_{SKEW}	-0.4	0	+0.4	ns
Last SCK Edge to \overline{CS} Rising Edge	t_{SCKCS}	9			ns
\overline{CS} Rising Edge to SDO High Impedance	t_{CSDIS}			9	ns




Figure 8. Echo Clock Mode Timing, DDR, 1-Lane

008

Table 7. Host Clock Mode Timing

Parameter	Symbol	Min	Typ	Max	Unit
SCK Period	t_{SCKOUT}	11.8	12.5	13.3	ns
OSC_DIV = No Divide		23.6	25	26.6	ns
OSC_DIV = Divide by 2		47.4	50	53.2	ns
OSC_DIV = Divide by 4					ns
SCK Low Time	$t_{SCKOUTL}$	$0.45 \times t_{SCKOUT}$		$0.55 \times t_{SCKOUT}$	ns
SCK High Time	$t_{SCKOUTH}$	$0.45 \times t_{SCKOUT}$		$0.55 \times t_{SCKOUT}$	ns
\overline{CS} Falling Edge to First SCKOUT Rising Edge	$t_{DSCKOUT}$				ns

SPECIFICATIONS

Table 7. Host Clock Mode Timing (Continued)

Parameter	Symbol	Min	Typ	Max	Unit
VIO > 1.71V		10	13.6	19	ns
VIO > 1.14V		10	15	21	ns
Skew Between Data and SCKOUT	t _{SKEW}	-0.4	0	+0.4	ns
Last SCKOUT Edge to \overline{CS} Rising Edge	t _{SCKOUTCS}	5.2			ns
\overline{CS} Rising Edge to SDO High Impedance	t _{CSDIS}			9	ns




Figure 9. Host Clock Mode Timing, SDR, 1-Lane




Figure 10. Host Clock Mode Timing, DDR, 1-Lane

ABSOLUTE MAXIMUM RATINGS

Table 8. Absolute Maximum Ratings

Parameter	Rating
Analog Inputs	
IN1+, IN1-, IN0+, IN0-, REFIN to GND	-0.3 V to VDD_5V + 0.3V
Supply Voltage	
VDD_5V, REF to GND	-0.3V to +6.0V
VDD_1.8V, VIO to GND	-0.3V to +2.1V
Digital Inputs to GND	-0.3V to VIO + 0.3V
CNV to GND	-0.3V to VIO + 0.3V
Digital Outputs to GND	-0.3V to VIO + 0.3V
Temperature	
Storage Range	-55°C to +150°C
Operating Junction Range	-40°C to +125°C
Maximum Reflow (Package Body)	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JA} is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure.

θ_{JC} is the junction-to-case thermal resistance.

Table 9. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
05-08-1797	35	16	°C/W

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field-induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for AD4630-20/AD4632-20

Table 10. AD4630-20/AD4632-20, 64-Ball CSP_BGA

ESD Model	Withstand Threshold (kV)	Class
HBM	4	3A
FICDM	1.25	C3

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 11. Pin Configuration

Table 11. Pin Function Descriptions

Pin Number	Mnemonic	Type ¹	Description
A1, A4, A5, B2, B4, B5, C2 to C5, D1, D4, D5, E1, E4, E5, F2 to F5, G2, G4, G5, H1, H2, H4	GND	P	Power Supply Ground.
A2	REFIN	AI	Buffered Reference Input. When using the internal reference buffer, drive REFIN with 4.096V to 5V (referred to GND). To disable the reference buffer, connect REFIN to GND and drive REF with 4.096V to 5V.
A3, B3	VDD_5V	P	5V Power Supply. The range of VDD_5V depends on the reference value: 5.3V to 5.5V for a 5V reference, and 4.75V to 5.25V for a 4.096V reference. This pin has a 1μF bypass capacitor inside the package.
A6	CNV	DI	Convert Input. A rising edge on this input powers up the device and initiates a new conversion. This signal must have low jitter to achieve the specified performance of the ADC. The logic levels are determined by VIO.
A7	$\overline{\text{RST}}$	DI	Reset Input (Active Low). Asynchronous device reset.
A8, B8	VIO	P	Input/Output Interface Digital Power. Nominally, this pin is at the same supply as the host interface (1.8V, 1.5V, or 1.2V). This pin has a 0.2μF bypass capacitor inside the package. For VIO < 1.4V, bit IO2X of the output driver register must be set to 1.
B1	IN0+	AI	Channel 0 Positive Analog Input.
B6, B7, C6, D6, E6, E7, F6, G6, H8	IOGND	P	VIO Ground. Connect to the same ground plane as GND.
C1	IN0-	AI	Channel 0 Negative Analog Input.
C7	SDO3	DO	Channel 0 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
C8	SDO1	DO	Channel 0 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
D2, D3, E2, E3	REF	AI	Optional Unbuffered Reference Input. Drive REF with 4.096V to 5V (referred to GND). This pin has a 2μF bypass capacitor inside the package. When using the internal reference buffer, do not connect REF.
D7	SDO2	DO	Channel 0 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
D8	SDO0	DO	Channel 0 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
E8	BUSY/SCKOUT	DO	BUSY Indicator in SPI Clocking Mode. This pin goes high at the start of a new conversion and returns low when the conversion finishes. The logic levels are determined by VIO. When SCKOUT is enabled, this pin function is either an echo of the incoming SCK from the host controller or a clock sourced by the internal oscillator.
F1	IN1+	AI	Channel 1 Positive Analog Input.
F7	SDO6	DO	Channel 1 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
F8	SDO4	DO	Channel 1 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 11. Pin Function Descriptions (Continued)

Pin Number	Mnemonic	Type ¹	Description
G1	IN1-	AI	Channel 1 Negative Analog Input.
G3, H3	VDD_1.8V	P	1.8V Power Supply. The range of VDD_1.8V is 1.71V to 1.89V. This pin has a 1µF bypass capacitor inside the package.
G7	SDO7	DO	Channel 1 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
G8	SDO5	DO	Channel 1 Serial Data Output. The conversion result outputs on this pin. It is synchronized to SCK.
H5	\overline{CS}	DI	Chip Select Input (Active Low).
H6	SDI	DI	Serial Data Input.
H7	SCK	DI	Serial Data Clock Input. When the device is selected (\overline{CS} = low), the conversion result is shifted out by this clock.

¹ AI is analog input, P is power, DI is digital input, and DO is digital output.

TYPICAL PERFORMANCE CHARACTERISTICS

VDD_5V = 5.4V, VDD_1.8V = 1.8V, VIO = 1.8V, VREFIN = 5V, input common mode = 2.5V, fS = 2MSPS for the AD4630-20 and 500kSPS for the AD4632-20, and all specifications TMIN to TMAX, unless otherwise noted. Typical values are at TA = 25°C.




Figure 12. INL Error vs. Output Code, Differential Input




Figure 15. FFT, 2MSPS, fIN = 1kHz, VREF = 5V




Figure 13. INL Error vs. Output Code, Single-Ended Input




Figure 16. SNR and SINAD vs. Input Frequency




Figure 14. Code Histogram for Shorted Inputs




Figure 17. THD vs. Input Frequency and Amplitude

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 18. SNR and SINAD vs. Input Amplitude, $f_{IN} = 1\text{kHz}$




Figure 21. INL vs. Temperature




Figure 19. SNR and SINAD vs. Temperature, $f_{IN} = 1\text{kHz}$




Figure 22. Zero Error and Gain Error vs. Temperature




Figure 20. THD vs. Temperature, $f_{IN} = 1\text{kHz}$




Figure 23. Dynamic Range vs. Number of Averages

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 24. Low Frequency Noise (Output Data Rate = 19.5SPS After Averaging Blocks of 2048 Samples)




Figure 27. Reference Buffer Offset Voltage vs. Temperature




Figure 25. Analog Input Current vs. Differential Input, AD4630-20, 2MSPS




Figure 28. Error During Conversion Burst After Long Idle Time




Figure 26. Analog Input Current vs. Differential Input, AD4632-20, 500kSPS




Figure 29. REFIN Current Normal Operation and REFIN Current Shutdown Mode vs. Temperature

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 30. REF Current vs. Analog Input, AD4630-20, 2MSPS




Figure 33. REF Current vs. Temperature




Figure 31. REF Current vs. Analog Input, AD4632-20, 500kSPS




Figure 34. Supply Current vs. Sample Rate




Figure 32. CMRR vs. Input Frequency




Figure 35. Supply Current vs. Temperature, AD4630-20, 2MSPS

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 36. Supply Current vs. Temperature, AD4632-20, 500kSPS




Figure 38. Supply Shutdown Current vs. Temperature




Figure 37. Supply Standby Current vs. Temperature

TERMINOLOGY

Integral Nonlinearity (INL) Error

INL is the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs $\frac{1}{2}$ LSB before the first code transition. Positive full scale is defined as a level $1\frac{1}{2}$ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (see [Figure 40](#)).

Differential Nonlinearity (DNL) Error

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. DNL is often specified in terms of resolution for which no missing codes are guaranteed.

Zero Error (ZE)

Zero error is the difference between the ideal midscale voltage, 0V, and the actual voltage producing the midscale output code, 0 LSB.

Gain Error (GE)

The first transition (from 100 ... 00 to 100 ... 01) occurs at a level $\frac{1}{2}$ LSB more than the nominal negative full scale. The last transition (from 011 ... 10 to 011 ... 11) occurs for an analog voltage $1\frac{1}{2}$ LSB less than the nominal full scale. The gain error is the deviation of the difference between the actual level of the last transition and the actual level of the first transition from the difference between the ideal levels.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the RMS amplitude of a full-scale input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. ENOB is related to SINAD as follows: $ENOB = (SINAD\text{ dB} - 1.76) / 6.02$. ENOB is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first five harmonic components to the RMS value of a full-scale input signal and is expressed in decibels.

Dynamic Range (DR)

Dynamic range is the RMS voltage of a full-scale sine wave to the total RMS voltage of the noise measured. The value for dynamic range is expressed in decibels. Dynamic range is measured with a signal at -60dBFS so that it includes all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms voltage of a full-scale sine wave to the rms sum of all other spectral components less than the Nyquist frequency, which excludes harmonics and DC. The value for SNR is expressed in decibels.

Signal-to-Noise-and-Distortion (SINAD) Ratio

SINAD is the ratio of the rms voltage of a full-scale sine wave to the rms sum of all other spectral components that are less than the Nyquist frequency, which includes harmonics but excludes DC. The value of SINAD is expressed in decibels.

Aperture Delay

Aperture delay is the measure of the acquisition performance and is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Transient Response

Transient response is the time required for the ADC to acquire a full-scale input step to ± 1 LSB accuracy.

Common-Mode Rejection Ratio (CMRR)

CMRR is the ratio of the power in the ADC output at the frequency, f , to the power of a 4.5V p-p sine wave applied to the input common-mode voltage of frequency, f :

$$CMRR(dB) = 10 \times \log(P_{ADC_IN}/P_{ADC_OUT}) \quad (1)$$

where:

P_{ADC_IN} is the common-mode power at the frequency, f , applied to the inputs.

P_{ADC_OUT} is the power at the frequency, f , in the ADC output.

THEORY OF OPERATION

Figure 39 shows the basic functions of the AD4630-20/AD4632-20.




Figure 39. Functional Block Diagram and Channel Architecture

OVERVIEW

The AD4630-20/AD4632-20 are low noise, low power, high speed, dual 20-bit SAR ADCs. The AD4630-20 is capable of converting 2,000,000 samples per second (2MSPS), and the AD4632-20 is capable of converting 500,000 samples per second (500kSPS). The AD4630-20/AD4632-20 offer several analog and digital features to ease system design. The analog features include a wide common-mode range, which eases level shifting requirements, as well as an extended fully-differential input range of $\pm(65/64) \times V_{REF}$, which eases the margin requirements on signal conditioning.

The AD4630-20/AD4632-20 have an integrated reference buffer with an integrated decoupling capacitor to minimize the external components on board. The on-chip track-and-hold circuitry does not exhibit any pipeline delay or latency, which makes this circuitry ideal for control loops and high speed applications. The digital features include offset correction, gain adjustment, and averaging, which offload the host processor. The user can configure the device for one of several output code formats (see the [Summary of Selectable Output Data Formats](#) section).

The AD4630-20/AD4632-20 use a Flexi-SPI, which allows the data to be accessed by multiple SPI lanes, which relaxes clocking requirements for the host SPI controller. An echo clock mode is also available to assist in data clocking, which simplifies the use of isolated data interfaces. The AD4630-20/AD4632-20 have a valid first conversion after exiting power-down mode. The architecture achieves ± 0.8 ppm INL typical, with no missing codes at 20 bits and

105.7dB SNR. The AD4630-20 dissipates only 15mW per channel at 2MSPS.

CONVERTER OPERATION

The AD4630-20/AD4632-20 operate in two phases: acquisition and conversion phase. In the acquisition phase, the internal track-and-hold circuitry is connected to each input pin (INx+, INx-) and samples the voltage on each pin independently. Issuing a rising edge pulse on Pin CNV initiates a conversion. The rising edge pulse on Pin CNV also asserts the BUSY signal to indicate a conversion in progress. At the end of conversion, the BUSY signal deasserts. The conversion result is a 20-bit code or a 16-bit code representing the input voltage difference and an 8-bit code representing the input common-mode voltage. Depending on the device configuration, process this conversion result digitally and latch into the output register. The acquisition circuit on each input pin is also precharged to the previous sample voltage, which minimizes the kickback charge to the input driver. The host processor retrieves the output code by the SDOx pins that are internally connected to the output register.

TRANSFER FUNCTION

In the default configuration, the AD4630-20/AD4632-20 digitize the full-scale difference voltage of $2 \times V_{REF}$ into 2^{20} levels, which results in an LSB size of $9.536\mu\text{V}$ with $V_{REF} = 5\text{V}$. Note that 1 LSB at 20 bits is approximately 0.95ppm. The ideal transfer function is shown in [Figure 40](#). The differential output data is in twos complement format. [Table 12](#) summarizes the mapping of input voltages to differential output codes.

THEORY OF OPERATION




Figure 40. ADC Ideal Transfer Function for the Differential Output Codes (FSR is Full-Scale Range)

Table 12. Input Voltage to Output Code Mapping

Description	Analog Input Voltage Difference	Digital Output Code (Twos Complement, Hex)
FSR - 1 LSB	$(524287 \times V_{REF})/(524288)$	0x7FFFF
Midscale + 1 LSB	$V_{REF}/(524288)$	0x00001
Midscale	0V	0x00000
Midscale - 1 LSB	$-V_{REF}/(524288)$	0xFFFFF
-FSR + 1 LSB	$-(524287 \times V_{REF})/(524288)$	0x80001
-FSR	$-V_{REF}$	0x80000

ANALOG FEATURES

The common-mode voltage is not restricted except by the absolute voltage range for each input (from $-1/128 \times V_{REF}$ to $129/128 \times V_{REF}$). Model the analog inputs by the equivalent circuit, as shown in Figure 41. In the acquisition phase, each input sees approximately 58pF (C_{IN}) from the sampling capacitor in series with 37Ω on resistance (R_{ON}) of the sampling switch. During the conversion phase, each input sees C_{PIN} , which is about 2pF. Any signal that is common to both inputs is reduced by the common-mode rejection of the ADC. During the conversion, the analog inputs draw only a small leakage current.




Figure 41. Equivalent Circuit for the AD4630-20/AD4632-20 Differential Analog Input

Each input is sampled independently. The conversion results do not saturate, which assumes each input is within the specified full-scale

input range. Note that the digital domain saturation does occur if the digital offset and digital gain parameters are configured to map the conversion result to numeral values that exceed the full-scale digital range (-2^{19} to $+2^{19} - 1$ for the 20-bit word). Capture an input voltage difference up to $\pm(65/64) \times V_{REF}$ and convert without saturation by setting the digital gain parameter to a value < 1 .

The slew rate at the analog input pins must be less than 400V/μs during the acquisition phase and less than 30V/μs at the sampling moment to ensure good performance. Ensure this rate by choosing values for the external RC circuit such that the RC time constant is more than 12.5ns ($R \times C > 12.5e-9$).

DIGITAL SAMPLE PROCESSING FEATURES

The AD4630-20/AD4632-20 support several digital and data processing features that can apply to the signal samples. These features are enabled and disabled by the control registers of the AD4630-20/AD4632-20. Figure 39 contains an ADC channel architecture block diagram, which shows the digital and data processing features available for each input channel.

Full-Scale Saturation

The conversion results saturate digitally (before any post processing) when either or both inputs exceed the specified analog limits. After applying offset and gain scaling, the results are truncated to 20-bit representation (saturating at maximum 0x7FFFF and minimum 0x80000). Take care to avoid unintentional saturation, especially when applying digital offset and/or gain scaling. For more details on the use of these features, see the Digital Offset Adjust and Digital Gain sections.

Common-Mode Output

When the host controller writes 0x1 or 0x2 to the OUT_DATA_MD bit field of the modes register (see the Modes Register section), an 8-bit code representing the input common-mode voltage is appended to the 16-bit or 20-bit code representing the input voltage difference. The LSB size of the 8-bit code is $V_{REF}/256$. The 8-bit code saturates at 0 and 255 when the common-mode input voltage is 0V and V_{REF} , respectively. The 8-bit code is not affected by digital offset and gain scaling, which is applied only to the code representing the input voltage difference.

Block Averaging

The AD4630-20/AD4632-20 provide a block averaging filter (SINC1) with programmable block length 2^N , where $N = 1, 2, 3, \dots, 16$. The filter is reset after processing each block of 2^N samples. The filter is enabled by writing 0x3 to the OUT_DATA_MD bit field of the modes register (see the Modes Register section) as well as a value ($1 \leq N \leq 16$) to the AVG_VAL bit field in the averaging mode register (see the Averaging Mode Register section). In this configuration, the output sample word is 32 bits. The 30 MSBs represent the numerical value of the 20-bit codes averaged in blocks of 2^N samples. The 20 MSBs of the 30-bit code are equal to the 20-bit codes when averaging blocks of constant values. The

THEORY OF OPERATION

31st bit (OR) is an overrange warning bit, which is high when one or more samples in the block are subject to saturation. The 32nd bit (SYNC) is high once every 2^N conversion cycles to indicate when the average values are updated at the end of each block of samples. For the data format when the filter is enabled, see the [Summary of Selectable Output Data Formats](#) section.

The effective data rate in averaging mode is CNV frequency (f_{CNV})/2^N. The reset value of N in the AVG_VAL bit field is 0x00 (no averaging). [Figure 62](#) shows an example timing diagram in averaging mode. [Figure 42](#) shows the frequency response of the filter for N = 1, 2, 3, 4, and 5.




Figure 42. Frequency Response Examples for the Block Averaging Filter

Digital Offset Adjust

Program each ADC channel independently to add a 20-bit signed offset value to the sample data (see the [Register Details](#) section). When adding an offset to the samples, it is possible to cause the sample data to saturate numerically. Take this into account when using the offset feature. The default value is 0x000000. For more details, see the [Channel 0 Offset Registers](#) or [Channel 1 Offset Registers](#) section.

Digital Gain

Program each ADC channel independently to apply a 16-bit unsigned digital gain (CH_x_USER_GAIN) to the digital samples (see the [Register Details](#) section). The gain is applied to each sample based on the following equation:

$$Code_{OUT} = Code_{IN} \times (CHx_USER_GAIN / 0x8000) \tag{2}$$

where 0x0000 ≤ CH_x_USER_GAIN ≤ 0xFFFF.

The effective gain range is 0 to 1.99997. Note that applying gain to the samples can cause numerical saturation. The default value is 0x8000 (gain = 1). To measure input voltage differences exceeding ±V_{REF}, set the gain less than unity to avoid the numerical saturation of the 20-bit/16-bit/30-bit output differential codes. For more details,

see the [Channel 0 Gain Registers](#) or [Channel 1 Gain Registers](#) section.

Test Pattern

To facilitate functional testing and debugging of the SPI, the host controller can write a 32-bit test pattern to the AD4630-20/AD4632-20 (see the [Test Pattern Registers](#) section). The value written to the test pattern registers applies to both ADC channels, and is output using the normal sample cycle timing on each channel. The 32-bit test pattern output mode is enabled by writing 0x4 to the OUT_DATA_MD bit field of the modes register (see the [Modes Register](#) section). The default value stored in the test pattern registers is 0x5A5A0F0F.

Summary of Selectable Output Data Formats

[Figure 43](#) summarizes the output data formats that are available on the AD4630-20/AD4632-20, which are selected in the modes register (see the [Modes Register](#) section). Note that the selected mode is applied to both channels. The OR and SYNC flags are each 1 bit.




Figure 43. Summary of Selectable Output Sample Formats

APPLICATIONS INFORMATION

TYPICAL APPLICATION DIAGRAMS




Figure 44. Typical Application Circuit Diagrams

APPLICATIONS INFORMATION

ANALOG FRONT END (AFE) DESIGN

Easy Drive Features

A combination of a long acquisition phase and a precharging circuit of the AD4630-20/AD4632-20 family reduces the design challenges associated with the ADC driver stage and increases the flexibility in ADC driver selection. The AD4630-20/AD4632-20 uniquely combine high performance with ease of use features that enable ease of drive, lower overall system power, simplified signal chain bill of materials (BOM), reduced performance sensitivity to external circuitry, and shorter design cycles.

Precharge Buffer

The AD4630-20/AD4632-20 have a precharging circuit as a part of the internal track-and-hold circuitry, which charges the internal sampling capacitors to the previously sampled input voltage. This circuit reduces the charge kickback, which makes it easier to drive than other conventional SAR ADCs. The reduced kickback, combined with a longer acquisition phase, reduces the settling requirements on the driving amplifier. This combination also allows the use of larger resistor values, which are beneficial for improving amplifier stability. Furthermore, the bandwidth of the RC filter is reduced, which results in lower noise and/or power consumption of the signal chain.

Long Acquisition Phase

The AD4630-20/AD4632-20 also feature a fast conversion time that results in a long acquisition phase. A long acquisition phase reduces the settling requirement on the driving amplifier and enables the selection of a lower power and lower bandwidth amplifier. A longer acquisition phase allows the system to use a lower RC input filter cutoff and to tolerate a noisier amplifier. Using a larger value of R in the RC filter with a correspondingly smaller value of C reduces the amplifier stability concerns without significantly affecting distortion performance. A larger value of R also results in reduced dynamic power dissipation in the amplifier.

Driver Amplifier Choice

Although the AD4630-20/AD4632-20 use easy to drive technology, which broadens the range of companion circuitry that is capable of driving this ADC, the driver amplifier must meet the following requirements:

- ▶ The noise generated by the driver amplifier must be kept low enough to preserve the SNR and transition noise performance of the AD4630-20/AD4632-20. The noise from the driver is filtered by the single-pole, low-pass filter of the analog input circuit made by R_{ON} and C_{IN} , or by the external filter, if one is used. Because the typical noise of the AD4630-20/AD4632-20 is $17.7\mu\text{V}_{\text{rms}}$, the SNR degradation due to the amplifier is the following:

$$SNR_{\text{LOSS}} = 20 \times \log_{10} \left(\frac{17.7 \times 10^{-6} \text{V}}{\sqrt{(17.7 \times 10^{-6} \text{V})^2 + \frac{\pi}{2} \times f_{-3\text{dB}} (N \times e_N)^2}} \right) \quad (3)$$

where:

$f_{-3\text{dB}}$ is the input bandwidth, in hertz, of the AD4630-20 (74MHz) or the cutoff frequency of the input filter, if one is used (see Figure 45).

N is the noise gain of the amplifier (for example, 1 in buffer configuration).

e_N is the equivalent input noise voltage of the operational amplifier, in $\text{V}/\sqrt{\text{Hz}}$.




Figure 45. External Filter Example

- ▶ For AC applications, the driver must have a THD performance commensurate with the AD4630-20/AD4632-20.
- ▶ For multichannel multiplexed applications, the driver amplifier and the analog input circuit of the AD4630-20/AD4632-20 must settle for a full-scale step onto the capacitor array at a 20-bit level. In amplifier data sheets, settling at 0.1% to 0.01% is more commonly specified. Settling at 0.1% to 0.01% may differ significantly from the settling time at a 20-bit level and must be verified prior to driver selection.

Figure 44 shows two examples for driving the AD4630-20/AD4632-20. A user can combine either amplifier with an upstream stage that provides additional signal conditioning. Both amplifiers can accommodate single-ended or differential inputs. To take advantage of the excellent SNR and THD performance of the AD4630-20/AD4632-20, choose a driver amplifier that has low noise and THD sufficient to meet the application requirements. In addition to the amplifiers shown in Figure 44, the LT6238 is another driver option.

Analog Devices, Inc., offers several companion driver amplifiers, for more details, refer to the [Differential Amplifiers and ADC Drivers](#) web page. The Precision ADC Driver Tool models the settling behavior and estimates the AC performance of the AD4630-20 with a selected driver amplifier and RC filter. Once the Precision ADC Driver Tool models a specific circuit, the circuit can be exported for simulation in LTspice.

MULTIPLEXED APPLICATIONS

The AD4630-20/AD4632-20 significantly reduce the system complexity for multiplexed applications that require superior performance in terms of noise, power, and throughput. Figure 46 shows a simplified block diagram of a multiplexed data acquisition system, which includes a multiplexer, an ADC driver, and a precision SAR ADC.

Switching multiplexer channels typically results in large voltage steps at the ADC inputs. To ensure an accurate conversion result, the step must be given adequate time to settle before the ADC

APPLICATIONS INFORMATION

samples its inputs (on the rising edge of CNV). The settling time error is dependent on the drive circuitry (multiplexer and ADC driver), RC filter values, and the time when the multiplexer channels are switched.

Switch the multiplexer channels just after the conversion phase elapses to maximize settling time and prevent corruption of the conversion result. To avoid conversion corruption, do not switch the channels during conversion time (BUSY high) and quiet time ($t_{\text{QUIET_CNV_AVD}}$). If the analog inputs are multiplexed during conversion time or quiet time, the current conversion is possibly corrupted.




Figure 46. Multiplexed Data Acquisition Signal Using the AD4630-20/AD4632-20

REFERENCE CIRCUITRY DESIGN

The AD4630-20/AD4632-20 require an external reference to define the input range. This reference must be 4.096V to 5V. An optimal choice for the reference is the ADR4550 or ADR4540. The ADC has several features that reduce the charge pulled from the reference, which make the AD4630-20/AD4632-20 easier to use than other ADCs. For most applications, the reference can drive Pin REFIN, which has an internal precision buffer that isolates the reference from the ADC circuitry. The buffer has a high input impedance and small input current (5nA typical) that allows multiple ADCs to share a common reference. An RC circuit between the reference and REFIN filters reference noise (see Figure 47). The suggested values are $100\Omega < R < 1k\Omega$, and $C \geq 10\mu\text{F}$.




Figure 47. Reference with Noise Filter

Disabling the internal buffer ($V_{\text{REFIN}} = 0\text{V}$) and using an external reference to drive Pin REFIN provides the best possible gain error. The current drawn by Pin REFIN is small ($< 2\mu\text{A}$) and depends on the sample rate and output code (see Figure 30). An internal $2\mu\text{F}$ capacitor on Pin REFIN provides optimal reference bypassing and simplifies PCB design by reducing component count and layout sensitivity.

In applications where a burst of samples is taken after idling for long periods, as shown in Figure 48, the reference current (I_{REF}) quickly increases from approximately $0\mu\text{A}$ to a maximum of

$1.8\mu\text{A}$ at 2MSPS on the AD4630-20 or to a maximum of $0.5\mu\text{A}$ at 500kSPS on the AD4632-20. This step in DC current draw triggers a transient response in the reference that must be considered because any deviation in the reference output voltage affects the accuracy of the output code. If the reference is driving Pin REFIN, the internal buffer is able to handle these transitions (see Figure 28). When no external buffer drives Pin REF and the transient response of the reference is important, the fast-settling LTC6655LN-5 reference is recommended.




Figure 48. CNV Waveform Showing Burst Sampling

DEVICE RESET

The AD4630-20/AD4632-20 provide two options for performing a device reset using the serial interface. Pulsing the voltage on Pin $\overline{\text{RST}}$ low initiates a hardware reset. Setting both the SW_RESET and SW_RESETX bits in the Interface Configuration A register to 1 in the same write instruction initiates a software reset (see the Interface Configuration A Register section).

Performing a hardware or software reset asserts the RESET_OCCURRED bit in the digital diagnostics register (see the Digital Diagnostics Register section). Writing a 1 to the RESET_OCCURRED bit clears it. The digital host can use RESET_OCCURRED to confirm that the AD4630-20/AD4632-20 executed a device reset.

The AD4630-20/AD4632-20 are designed to generate a power-on reset (POR) when VDD_5V and VDD_1.8V are first applied. A POR resets the state of the user configuration registers and asserts the RESET_OCCURRED bit. If VDD_5V or VDD_1.8V drops below its specified operating range, a POR occurs. Perform a hardware or software reset after a POR.

Figure 49 shows the timing diagram for performing a device reset using the $\overline{\text{RST}}$ input. The minimum $\overline{\text{RST}}$ pulse width is 50ns, represented by $t_{\text{RESET_PW}}$ in Figure 49 and Table 1. Perform a reset no sooner than 3ms after the power supplies are valid and stable (this delay is represented by $t_{\text{RESET_DELAY}}$ in Figure 49 and Table 1).

After a hardware or software reset, the system cannot start any SPI commands or conversions for $750\mu\text{s}$.




Figure 49. Power-On Reset (POR) Timing

APPLICATIONS INFORMATION

POWER SUPPLIES

The AD4630-20/AD4632-20 do not require any specific power supply sequencing. Take care to adhere to the maximum voltage relationships described in the [Absolute Maximum Ratings](#) section. The voltage range for the VDD_5V supply depends on the chosen reference voltage (see the Internal Reference Buffer or Externally Overdriven Reference specifications in [Table 1](#)). [Figure 50](#) shows the minimum and maximum values for VDD_5V with respect to REFIN and REF for maximum performance.




Figure 50. VDD_5V Minimum and Maximum Values for REFIN/REF

The AD4630-20/AD4632-20 have a POR circuit that resets the AD4630-20/AD4632-20 at initial power-up or whenever VDD_5V or VDD_1.8V drops less than the specified operating range.

Note that the VDD_5V and the VDD_1.8V supplies have internal 1 μ F bypass capacitors inside the package, whereas VIO has an internal 0.2 μ F bypass capacitor. These internal capacitors reduce the BOM count and solution size. If the bulk supply bypass capacitors are not close to the ADC, a user can add external capacitors next to the ADC. The minimum rise time for all supplies is 100 μ s.

Power Consumption States

During a conversion, the power consumption rate of the AD4630-20/AD4632-20 is at its highest. When the conversion completes, the AD4630-20/AD4632-20 enter a standby state and much of the internal circuitry is powered down, and current consumption drops to less than 20% relative to the conversion state. To ensure full accuracy, some circuitry, which include the reference buffer, remains powered on during the standby state.

Writing 0x3 to the OPERATING_MODES bit field of the device configuration register places the devices into a lower power shutdown state during periods when the convert clock is idle (see the [Device Configuration Register](#) section). For a normal operating mode, the default value of this bit field is 00. In the shutdown state, the current consumption typically drops to less than 10 μ A.

Shutdown Mode

When the user enters shutdown mode, the internal reference buffer is disabled and a 500 Ω switch connects REFIN to REF (unless REFIN is grounded and REF is externally driven). This functionality keeps the 2 μ F capacitor on REF charged up to allow fast recovery when the user leaves shutdown mode. Because of this keep alive switch, some charge is injected to REFIN when the user enters shutdown mode (400pC) and leaves shutdown mode (5pC). When leaving shutdown mode, REF becomes accurate after 30 μ s.

SERIAL INTERFACE

The AD4630-20/AD4632-20 support a multilane SPI for each channel with a common bit clock (SCK). The flexible VIO supply allows the AD4630-20/AD4632-20 to communicate with any digital logic operating between 1.2V and 1.8V. However, for VIO levels less than 1.4V, a user must set bit IO2X in the output driver register to 1 (see the [Output Driver Register](#) section). The serial output data clocks out on up to four SDO lanes per channel (see [Figure 51](#)). An echo clock mode that is synchronous with the output data is available to ease timing requirements when using isolation on the digital interface. A host clock mode is also available and uses an internal oscillator to clock out the data bits. The [SPI Signals](#) section describes the operation of the AD4630-20/AD4632-20 SPI.




Figure 51. Multilane SPI

SPI SIGNALS

The SPI is a multilane interface that is used to configure the ADC and retrieve sampled data. The SPI consists of the following signals:

- ▶ \overline{CS} (input). Chip select. \overline{CS} must be set low to initiate and enable a data transfer to or from Pin SDI or SDOx pins of the ADC. Observing the state of Pin BUSY can moderate \overline{CS} timing for reading sample data. For the echo and host clock modes, \overline{CS} timing must be controlled by the host processor because Pin BUSY is used as the bit clock output for these clocking modes.
- ▶ SDI (input). Serial data input stream from the host controller to ADC. SDI is only used to write data into one of the user registers of the AD4630-20/AD4632-20.
- ▶ CNV (input). The host controller sources the CNV signal and initiates a sample conversion. The frequency of the CNV signal determines the sampling rate of the AD4630-20/AD4632-20. The maximum frequency of the CNV clock is 2MSPS.
- ▶ SCK (input). The host controller sources the serial data clock. The maximum supported SCK rate for output data transfer is 100MHz. For register reads and writes, the maximum SCK rate is 86MHz for $VIO > 1.71V$, and 81MHz for $1.14V \leq VIO < 1.71V$.

- ▶ SDO0 through SDO7 (outputs). Data lanes to the host controller. The SDO0 to SDO3 lanes are allocated to ADC Channel 0, whereas the SDO4 to SDO7 lanes are allocated to ADC Channel 1. The number of data lanes configured for each channel can be either 1, 2, or 4 lanes (see the output data modes in [Table 14](#)). The modes register configures the number of data lanes. Note that the selected number of data lanes applies to both ADC channels. A user cannot configure the channels independently.
- ▶ BUSY/SCKOUT (output). The behavior of Pin BUSY/SCKOUT is dependent on selected clocking mode. [Table 13](#) defines its behavior for each clocking mode.

Table 13. Pin BUSY/SCKOUT Behavior vs. Clocking Mode

Clocking Mode	Behavior
SPI	Valid BUSY signal for the ADC conversion status. BUSY goes high when the CNV signal triggers a conversion. BUSY goes low when the conversion completes.
Echo	Bit clock. BUSY/SCKOUT is a delayed version of SCK input.
Host	Bit clock. BUSY/SCKOUT sources the clock from the internal oscillator.

Register Access Mode

The AD4630-20/AD4632-20 offer a programmable user registers to configure the device, as shown in the [Registers](#) section. By default, at power-up, the device is in conversion mode. Therefore, the host controller must send a special access command over SPI to access the user registers, as shown in [Figure 52](#). When the host controller sends this register access command over SPI, the device enters the register configuration mode. To readback the values from one of the user registers listed in the [Registers](#) section, the host controller must send the pattern, as shown in [Figure 53](#). To write to one of the user registers, the host controller must send the pattern, as shown in [Figure 54](#). In either case (read/write), the host controller must always issues 24 clock pulses on the SCK line and pull \overline{CS} low for the entire transaction.

After writing to or reading from the appropriate user registers, the host controller must exit the register configuration mode by writing 0x01 to Register Address 0x0014, as detailed in the [Exit Configuration Mode Register](#) section. An algorithm for register read/write access is as follows:

1. Perform a readback from dummy Register Address 0x3FFF to enter the register configuration mode.
2. Readback from or write to the required user register addresses.
3. Exit the register configuration mode by writing 0x01 to Register Address 0x0014. Exiting register configuration mode causes the register updates to take effect.

SERIAL INTERFACE




Figure 52. Register Configuration Mode Command




Figure 53. Register Configuration Mode Read




Figure 54. Register Configuration Mode Write

SERIAL INTERFACE

Stream Mode

The AD4630-20/AD4632-20 also offer a way to perform bulk register read/write transactions while the AD4630-20/AD4632-20 are in register configuration mode. During bulk register read/write transactions, hold \overline{CS} low and issue SCK pulses in multiples of 8, since each register is 1 byte (8 bits) wide. Multiples of 8 SCK pulses are required, since each register is 8 bits and data shifts one bit per clock, this preserves byte alignment during bulk transfers. In stream mode, the user can only decrement the address, which means that the user can readback from or write to the initial

register address and register addresses that are directly below the initial register address. Apply register accesses in stream mode to register blocks with contiguous addresses. However, it is possible to address registers that are not present in the register map. To do so, write all zeros to these registers, or, when reading back, discard the contents read from these registers because it is random data. To see which register address is valid and continuous, see the [Registers](#) section. [Figure 55](#) shows the timing diagram for a bulk read starting at a given address.




Figure 55. Stream Mode Bulk Register Readback Operation

SERIAL INTERFACE

SAMPLE CONVERSION TIMING AND DATA TRANSFER

A conversion starts on the rising edge of the CNV signal, as shown in Figure 56. Once the conversion completes, asserting \overline{CS} causes the current conversion result to load into the output shift register.

See Figure 56, there are two optional data transfer zones for Sample N. Zone 1 represents the use case where \overline{CS} is asserted immediately following the deassertion of the BUSY signal for the Sample N conversion (in SPI conversion mode), or after 300ns for echo and host clock modes. For Zone 1, the available time to read out Sample N is given by:

$$\text{Zone 1 Data Read Window} = t_{CYC} - t_{CONV} - t_{QUIET_CNV_ADV}$$

For example, if f_{CNV} is 2MSPS ($t_{CYC} = 500\text{ns}$) and the typical value of t_{CONV} (282ns) is used, the available window width is 198.4ns ($500\text{ns} - 282\text{ns} - 19.6\text{ns}$).

Zone 2 represents the case where an assertion of \overline{CS} to read Sample N is delayed until after the conversion for Sample N + 1 initiates.

To prevent data corruption, the system must observe a quiet zone before and after each rising edge of the CNV signal, as shown in Figure 56 and Figure 57. The quiet zone immediately before the rising edge of CNV is labeled as $t_{QUIET_CNV_ADV}$, and is equal to 19.6ns. The quiet zone immediately after the rising edge of CNV is labeled as $t_{QUIET_CNV_DELAY}$, and is equal to 9.8ns. Assuming that the \overline{CS} asserts immediately after the quiet zone around the rising edge of CNV, the amount of time available to clock out the data is:

$$\text{Zone 2 Data Read Window} = t_{CYC} - t_{QUIET_CNV_DELAY} - t_{QUIET_CNV_ADV}$$

For example, if f_{CNV} is 2MSPS ($t_{CYC} = 500\text{ns}$) and the typical value of t_{CONV} (282ns) is used, the available window width is 470.6ns ($500\text{ns} - 9.8\text{ns} - 19.6\text{ns}$). The Zone 2 transfer window is longer than the Zone 1 window, which can enable the use of a slower SCK on the SPI and ease the timing requirements for the interface. When using Zone 2 for the data transfer, assert \overline{CS} immediately after the quiet zone. \overline{CS} must be asserted at least 25ns before the falling edge of BUSY for Sample N + 1. If not, Sample N is overwritten with Sample N + 1.




Figure 56. Example Timing for Data Transfer Zones




Figure 57. Quiet Zones

SERIAL INTERFACE

CLOCKING MODES

This section covers the various clocking modes supported by the AD4630-20/AD4632-20 SPI. These modes are available for 1-lane, 2-lane, 4-lane, and interleaved configurations. The clocking mode is configured in the modes register (for the register descriptions, see [Table 16](#)). Note that the selected clocking mode applies to both ADC channels. The channels cannot be configured independently.

SPI Clocking Mode

SPI clocking mode is the default clocking mode of the AD4630-20/AD4632-20 and is equivalent to a host sourced bit clock (SCK), in which the host controller uses its own clock to latch the output

data. Enable the SPI compatible clocking mode by writing 0x0 to the CLK_MD bit field of the modes register (see the [Modes Register](#) section). The interface connection is shown in [Figure 51](#). In this mode, the BUSY signal is valid and indicates the completion of a conversion (high-to-low transition of BUSY). A simplified sample cycle is shown in [Figure 58](#). When not in averaging mode, if the host controller does not use the BUSY signal to detect the completion of a conversion, and instead uses an internal timer to retrieve the data, the host controller must wait at least 300ns after the rising edge of the CNV pulse before asserting \overline{CS} low. When operating in block averaging mode, the host controller must assert \overline{CS} low no sooner than 300ns after the rising edge of the CNV pulse for the last sample in the block.




Figure 58. Typical Sample Cycle for SPI Clocking Mode

SERIAL INTERFACE

Echo Clock Mode

Figure 59 shows the signal connections for the echo clock mode. Enable the Echo clock mode by writing 0x1 to the CLK_MD bit field of the modes register (see the [Modes Register](#) section). In this mode, Pin BUSY/SCKOUT cannot detect a conversion completion. Pin BUSY/SCKOUT becomes a bit clock output and is sourced by looping through the SCK of the host controller to Pin BUSY/SCKOUT (with some fixed delay, 5.4ns to 7.9ns, which depends on VIO). To begin retrieving the conversion data in nonaveraging mode, the host controller must assert \overline{CS} low no sooner than 300ns after the rising edge of the CNV pulse. When the ADC is configured for block averaging mode, the host controller must assert \overline{CS} low no sooner than 300ns after the rising edge of the CNV pulse for the last sample in the block. Example timing diagrams are shown in the [Data Clocking Requirements and Timing](#) section. When echo clock mode is enabled, SCKOUT is aligned with SDOx transitions, which make the data and clock timing insensitive to asymmetric propagation delays in the SDOx and SCK paths.




Figure 59. Echo Clock Mode Signal Path Diagram

Host Clock Mode

When enabled, the host clock mode uses the internal oscillator as the bit clock source. Enable the host clock mode by writing 0x2 to the CLK_MD bit field of the modes register. Program the bit clock frequency in the OSC_DIV bit field in the internal oscillator register, with available divisor values of 1, 2, or 4 (see the [Internal Oscillator Register](#) section). Figure 60 shows the signal connections for the host clock mode. In this mode, Pin BUSY/SCKOUT provides the bit clock output and cannot detect a conversion completion. The AD4630-20/AD4632-20 automatically calculate the number of clock pulses required to clock out the conversion data based on word size, number of active lanes, and choice of single data rate or DDR mode. The number of clock pulses can read from the OSC_LIMIT bit field of the internal oscillator register. The SCK from the host must not be active. When retrieving the conversion data in nonaveraging mode, the host must not assert \overline{CS} low sooner than 300ns after the rising edge of the CNV pulse. When the ADC is configured in averaging mode for 2^N averages, the host must not assert \overline{CS} low sooner than 300ns after the rising edge of CNV pulse for the last sample in the block.




Figure 60. Host Clock Mode Signal Path Example

Single Data Rate (SDR)

SDR clocking in which one bit (per active lane) is clocked out during a single clock cycle, is supported for all output configurations and sample formats (see [Table 14](#)). The SDR clocking mode is enabled by default at power-up, or writing 0 to the DDR_MD bit of the modes register enables it (see the [Modes Register](#) section).

Dual Data Rate (DDR)

DDR mode (two data bit transitions per clock cycle per active lane) is available only for host and echo clock modes.

Note that the selected data rate mode is applied to both ADC channels. Enable the DDR clocking mode by writing 1 to the DDR_MD bit of the modes register (see the [Modes Register](#) section). DDR mode uses half the number of SCK pulses to clock out conversion data in comparison to SDR mode.

1-Lane Output Data Clocking Mode

1-lane output data clocking mode is the default output data clocking mode at power-up. Enable the 1-lane output data clocking mode by writing 0x0 to the LANE_MD bit of the modes register (see the [Modes Register](#) section). The active lane for ADC Channel 0 is SDO0. The active lane for ADC Channel 1 is SDO4. Example timing diagrams for 1-lane output data clocking mode using SPI clocking mode, echo clock mode, and host clock mode are shown in the [Data Clocking Requirements and Timing](#) section.

2-Lane Output Data Clocking Mode

When 2-lane output data clocking mode is enabled, the sample word bits are split between two SDO lanes. Figure 66 shows how the bits are allocated between the lanes for 2-lane output data clocking mode. The bit arrangement is the same for SPI clocking mode, echo clock mode, and host clock mode. Enable the 2-lane output data clocking mode by writing 0x1 to the LANE_MD bit of the modes register (see the [Modes Register](#) section). The host controller must recombine the data coming from the SDO lanes to reconstruct the original sample word. The number of SCK pulses required to clock out the conversion data is reduced by one half with respect to 1-lane output data clocking mode. [Table 14](#) lists the active SDO lanes for 2-lane output data clocking mode. Example timing diagrams for 2-lane output data clocking mode using SPI clocking mode, echo clock mode, and host clock mode are shown in the [Data Clocking Requirements and Timing](#) section.

SERIAL INTERFACE

4-Lane Output Data Clocking Mode

When 4-lane output data clocking mode is enabled, the sample word bits are split between four SDO lanes. [Figure 67](#) shows how the bits are allocated between the lanes for 4-lane mode. The bit arrangement is the same for SPI clocking mode, echo clock mode, and host clock mode. Enable the 4-lane output data clocking mode by writing 0x2 to the LANE_MD bit of the modes register (see the [Modes Register](#) section). The host controller must recombine the data coming from the SDO lanes to reconstruct the original sample word. The number of SCK pulses required to clock out the conversion data is reduced by one fourth with respect to 1-lane output data clocking mode. The active SDO lanes for 4-lane output data clocking mode are shown in [Table 14](#). Example timing diagrams for 4-lane output data clocking mode using SPI clocking mode, echo clock mode, and host clock mode are shown in the [Data Clocking Requirements and Timing](#) section.

Interleaved Lane Output Data Clocking Mode

In interleaved lane output data clocking mode, the Channel 0 and Channel 1 conversion data is interleaved on SDO0. The bit

arrangement is shown in [Figure 68](#). The bit arrangement is the same for SPI clocking mode, echo clock mode, and host clock mode. Enable the interleaved lane output data clocking mode by writing 0x3 to the LANE_MD bit of the modes register (see the [Modes Register](#) section). The host controller must demultiplex the data on SDO0 to reconstruct the original sample words. The number of SCK pulses required to clock out the conversion data is increased by 2x with respect to 1-lane output data clocking mode. The data transfer can occur in either Zone 1 or Zone 2 (see [Figure 56](#)). Using the interleaved lane output data clocking mode allows the host controller to use a single SDO lane to retrieve data from both ADC channels, which reduces I/O requirements for the digital interface. Examples of interleaved lane mode timing are shown in the [Data Clocking Requirements and Timing](#) section.

Data Output Modes Summary

[Table 14](#) is a summary of the supported data output modes of the AD4630-20/AD4632-20.

Table 14. Supported Data Output Modes

Number of Lanes (Per Channel)	Active SDO Lanes		Clock Mode	Supported Data Clocking Mode	Output Sample Data-Word Length
	Channel 0	Channel 1			
1	SDO0	SDO4	SPI	SDR only	20 or 32
			Echo	SDR and DDR	20 or 32
			Host	SDR and DDR	20 or 32
2	SDO0, SDO1	SDO4, SDO5	SPI	SDR only	20 or 32
			Echo	SDR and DDR	20 or 32
			Host	SDR and DDR	20 or 32
4	SDO0, SDO1, SDO2, SDO3	SDO4, SDO5, SDO6, SDO7	SPI	SDR only	20 or 32
			Echo	SDR and DDR	20 or 32
			Host	SDR and DDR	20 or 32
Interleaved		SDO0	SPI	SDR only	48 or 64
			Echo	SDR and DDR	48 or 64
			Host	SDR and DDR	48 or 64

SERIAL INTERFACE

DATA CLOCKING REQUIREMENTS AND TIMING

Basic and Averaging Conversion Cycles

Figure 61 shows the basic conversion cycle for a single sample. This cycle applies to SPI clocking mode. When echo and host clock modes are used, the BUSY function is disabled and the bit clock is sourced on Pin BUSY. The data transfer must meet the requirements described in the [Sample Conversion Timing and Data Transfer](#) section.

Table 15 contains the minimum and maximum values for the conversion timing parameters, which apply to all clocking modes.

Table 15. Conversion Cycle Timing Parameters

Parameter	Minimum (ns)	Maximum
t _{CNVH}	10	No specific maximum
t _{CNVL}	20	No specific maximum
t _{CNV}	264	300ns

The duration of the data transfer period is dependent on the sample resolution, number of active lanes, SCK frequency, and data clocking mode (SDR or DDR). The nominal value of the transfer duration is given by:

$$Data\ Transfer\ Function = t_{TRANS} = \frac{N_{BITS}}{M_{LANES}} \times \frac{1}{f_{SCK}} \times \frac{1}{K} \text{seconds} \quad (4)$$

where:

t_{TRANS} is the transition time.

N_{BITS} = number of bits to clock out.

M_{LANES} = number of lanes used to clock out the data (1, 2, or 4).

f_{SCK} = SCK clock frequency in Hz.

K = 1 (SDR only, DDR not available for SPI clocking mode).

For a given f_{SCK}, number of data lanes, sample word size, and SDR or DDR mode, the minimum sample period when using Zone 1 for the data transfer is as follows:

Minimum Zone 1 Sample Period:

$$t_{CYC} \geq \left(\frac{N_{BITS}}{M_{LANES} \times f_{SCK} \times K} \right) + t_{CONV} + t_{QUIET_CNV_ADV}$$

The minimum sample period when using Zone 2 for data transfer is as follows:

$$t_{CYC} \geq \left(\frac{N_{BITS}}{M_{LANES} \times f_{SCK} \times K} \right) + t_{QUIET_CNV_DELAY} + t_{QUIET_CNV_ADV}$$

Figure 62 shows a typical conversion cycle when the averaging mode is active and SPI clocking mode is used. The BUSY signal is asserted for a number of CNV clock periods that is equal to the configured number of samples to be averaged. The averaged sample is then available when the BUSY signal is deasserted. Similar to nonaveraged mode, if the configured clocking mode is either echo clock or host clock, the BUSY signal is replaced by the output bit clock (SCKOUT). The host controller must manage the timing for asserting \overline{CS} .




Figure 61. Basic Single Sample Conversion Cycle



Figure 62. Example Conversion Cycle for Averaging Mode

SERIAL INTERFACE

The two transfer zones that exist in nonaveraging mode also exist in averaging mode (see Figure 63, Figure 64, and Figure 65). To

prevent data corruption, it is necessary to avoid SPI rising and falling edges signals taking place during quiet zones.




Figure 63. Example of Different Zones in Averaging Mode (64 Samples Averaged)




Figure 64. Example of Zone 2 in Averaging Mode (1 Bit per Sample)




Figure 65. Example of Zone 2 in Averaging Mode (N Bits per Cycle)

SERIAL INTERFACE

SPI Clocking Mode Timing Diagrams

1-Lane, SDR Mode

Figure 6 shows a conversion cycle for 1-lane data output using SDR clocking mode (1-bit transitions per clock cycle). This cycle timing is the same for both ADC channels.

2-Lane, SDR Mode

Figure 66 shows a conversion cycle for 2-lane data output using SDR clocking mode. Figure 66 shows the timing for Channel 0, but this diagram also applies to Channel 1. For more details, see the 2-Lane Output Data Clocking Mode section.




Figure 66. 2-Lane Mode, SDR Timing Diagram

SERIAL INTERFACE

4-Lane, SDR Mode

this diagram also applies for Channel 1. For more details, see the [4-Lane Output Data Clocking Mode](#) section.

Figure 67 shows a conversion cycle for 4-lane data output using SDR clocking mode. Figure 67 shows the timing for Channel 0, but




Figure 67. 4-Lane, SDR Timing Diagram

SERIAL INTERFACE**Interleaved Mode Timing, SDR Mode**

Figure 68 shows a conversion cycle for interleaved data output using SDR clocking mode. For more details, see the [Interleaved-Lane Output Data Clocking Mode](#) section.




Figure 68. Interleaved Mode, SDR Timing Diagram

SERIAL INTERFACE

Echo Clock Timing Diagrams

1-Lane, SDR Mode, Echo Clock Mode

Figure 7 shows the timing relationships for SDR mode (1-bit transitions per SCK period) in 1-lane echo clock mode. The timing relationships between the signals apply to both 20-bit and 32-bit sample word formats.

SCKOUT is a delayed version of the incoming SCK. The delay (t_{PSDO}) has a maximum value of 5.6ns (at $V_{\text{IO}} > 1.71\text{V}$). Changes in the SDOx logic states are aligned to the rising edges of SCKOUT. The clock and data edge alignments are the same for 1-lane, 2-lane, and 4-lane output data modes.

1-Lane, DDR Mode, Echo Clock Mode

Figure 8 shows the timing relationships for DDR mode (2-bit transitions per SCKOUT period) in 1-lane echo clock mode. The timing relationships between the signals apply to both 20-bit and 32-bit sample word formats.

Similar to SDR mode, SCKOUT is a delayed version of the incoming SCK. Changes in the SDOx logic states are aligned to both the rising and falling edges of SCKOUT.

Host Clock Mode Timing

1-Lane, Host Clock Mode, SDR

Figure 9 shows the timing relationships for host clock mode when using SDR mode and 1-lane output data clocking mode. Similar to echo clock mode, the clock rising edges are aligned to the data bit transitions. The frequency of the SCKOUT signal is controlled by the OSC_DIV value programmed in the internal oscillator register (see the [Internal Oscillator Register](#) section).

1-Lane, Host Clock Mode, DDR

Figure 10 shows the timing relationships for host clock mode when using DDR mode. Similar to echo clock mode, the rising and falling clock edges are aligned to the data bit transitions. The frequency of the SCKOUT signal is controlled by the OSC_DIV value programmed in the internal oscillator register (see the [Internal Oscillator Register](#) section).

LAYOUT GUIDELINES

The following layout guidelines are recommended to achieve maximum performance out of the AD4630-20/AD4632-20:

- ▶ The AD4630-20/AD4632-20 contain internal 1 μ F bypass capacitors for VDD_5V and VDD_1.8V, while VIO contains an internal 0.2 μ F capacitor. Therefore, no external bypass capacitors are required, which saves the board space and reduces the BOM count and layout sensitivity.
- ▶ Have all the analog signals flow in from the left side of the AD4630-20/AD4632-20 and all the digital signals to flow in and out from the right side of the AD4630-20/AD4632-20 because this helps isolate analog signals from digital signals.
- ▶ Use a solid ground plane under the AD4630-20/AD4632-20 and connect all the analog ground (GND) pins and digital ground (IOGND) pins to the shared ground plane to avoid the formation of ground loops.
- ▶ Traces routed to either Pin REFIN or REF pins must be isolated/shielded from other signals. Avoid routing signals beneath the reference trace (REFIN or REF). The REF pins are connected to an internal 2 μ F capacitor, which eliminates the need to place a decoupling capacitor on the output of the external reference buffer. If a noise reduction filter is placed between the output of the reference (or buffer) and the chosen reference input, the filter must be placed as close as possible to the AD4630-20/AD4632-20.

REGISTERS

The AD4630-20/AD4632-20 have programmable user registers that are used to configure the device. Access these registers while the AD4630-20/AD4632-20 are in register configuration mode. [Table 16](#) details the AD4630-20/AD4632-20 user registers and the bit fields in the registers. The [Register Details](#) section details the functions of each of the bit fields. The access column in the register tables specifies whether the bit fields are read-only (R), read/write (R/W), or write-1-to-clear (R/W1C) bits. An SPI write transaction cannot overwrite read-only (R) bits, whereas it can overwrite read/write (R/W) bits.

Table 16. Register Summary

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	Access
0x00	INTERFACE_CONFIG_A	[7:0]	SW_RESET	RESERVED	ADDR_ASCE NSION	SDO_ENA BLE	RESERVED			SW_RESE TX	0x10	R/W
0x01	INTERFACE_CONFIG_B	[7:0]	SINGLE_INST	STALLING	RESERVED		SHORT_INST RUCTION	RESERVED			0x00	R/W
0x02	DEVICE_CONFIG	[7:0]	RESERVED						OPERATING_MOD ES		0x00	R/W
0x03	CHIP_TYPE	[7:0]	RESERVED [7:4]				CHIP_TYPE				0x07	R
0x04	PRODUCT_ID_L	[7:0]	PRODUCT_ID[7:0]								0x00	R
0x05	PRODUCT_ID_H	[7:0]	PRODUCT_ID[15:8]								0x20	R
0x06	CHIP_GRADE	[7:0]	GRADE				DEVICE_REVISION				0x01	R
0x0A	SCRATCH_PAD	[7:0]	SCRATCH_VALUE								0x00	R/W
0x0B	SPI_REVISION	[7:0]	SPI_TYPE		VERSION					0x81	R	
0x0C	VENDOR_L	[7:0]	VID[7:0]								0x56	R
0x0D	VENDOR_H	[7:0]	VID[15:8]								0x04	R
0x0E	STREAM_MODE	[7:0]	LOOP_COUNT								0x00	R/W
0x10	INTERFACE_CONFIG_C	[7:0]	RESERVED								0x00	R/W
0x11	INTERFACE_STATUS_A	[7:0]	RESERVED		CLOCK_C OUNT_ER R	RESERVED					0x00	R/W
0x14	EXIT_CFG_MD	[7:0]	RESERVED							EXIT_CO NFIG_MD	0x00	R/W
0x15	AVG	[7:0]	AVG_SYNC	RESERVED			AVG_VAL				0x00	R/W
0x16	OFFSET_CH0_LB	[7:0]	CH0_USER_OFFSET[7:0]								0x00	R/W
0x17	OFFSET_CH0_MB	[7:0]	CH0_USER_OFFSET[15:8]								0x00	R/W
0x18	OFFSET_CH0_HB	[7:0]	CH0_USER_OFFSET[23:16]								0x00	R/W
0x19	OFFSET_CH1_LB	[7:0]	CH1_USER_OFFSET[7:0]								0x00	R/W
0x1A	OFFSET_CH1_MB	[7:0]	CH1_USER_OFFSET[15:8]								0x00	R/W
0x1B	OFFSET_CH1_HB	[7:0]	CH1_USER_OFFSET[23:16]								0x00	R/W
0x1C	GAIN_CH0_LB	[7:0]	CH0_USER_GAIN[7:0]								0x00	R/W
0x1D	GAIN_CH0_HB	[7:0]	CH0_USER_GAIN[15:8]								0x80	R/W
0x1E	GAIN_CH1_LB	[7:0]	CH1_USER_GAIN[7:0]								0x00	R/W
0x1F	GAIN_CH1_HB	[7:0]	CH1_USER_GAIN[15:8]								0x80	R/W
0x20	MODES	[7:0]	LANE_MD		CLK_MD	DDR_MD	OUT_DATA_MD				0x00	R/W
0x21	OSCILLATOR	[7:0]	OSC_LIMIT				OSC_DIV				0x00	R/W
0x22	IO	[7:0]	RESERVED							IO2X	0x00	R/W
0x23	TEST_PAT_BYTE0	[7:0]	TEST_DATA_PAT[7:0]								0x0F	R/W
0x24	TEST_PAT_BYTE1	[7:0]	TEST_DATA_PAT[15:8]								0x0F	R/W
0x25	TEST_PAT_BYTE2	[7:0]	TEST_DATA_PAT[23:16]								0x5A	R/W
0x26	TEST_PAT_BYTE3	[7:0]	TEST_DATA_PAT[31:24]								0x5A	R/W
0x34	DIG_DIAG	[7:0]	POWERUP COMPLETED	RESET_OCC URRED	RESERVED					FUSE_CR C_EN	0x40	R/W
0x35	DIG_ERR	[7:0]	RESERVED							FUSE_CR C_ERR	0x00	R/W

REGISTER DETAILS

INTERFACE CONFIGURATION A REGISTER

Address: 0x00, Reset: 0x10, Name: INTERFACE_CONFIG_A

Interface configuration settings.




Table 17. Bit Descriptions for INTERFACE_CONFIG_A

Bits	Bit Name	Description	Reset	Access
7	SW_RESET	First of Two SW_RESET Bits. This bit appears in two locations in this register. Both locations must be written at the same time to trigger a software reset of the device. All registers except for this register are reset to their default values.	0x0	R/W
6	RESERVED	Reserved.	0x0	R
5	ADDR_ASCENSION	Determines Sequential Addressing Behavior. 0: Address accessed is decremented by one for each data byte when streaming. 1: Not a valid option.	0x0	R
4	SDO_ENABLE	SDOx Pin Enable.	0x1	R
[3:1]	RESERVED	Reserved.	0x0	R
0	SW_RESETX	Second of Two SW_RESET Bits. This bit appears in two locations in this register. Both locations must be written at the same time to trigger a software reset of the device. All registers except for this register are reset to their default values.	0x0	R/W

INTERFACE CONFIGURATION B REGISTER

Address: 0x01, Reset: 0x00, Name: INTERFACE_CONFIG_B

Additional interface configuration settings.




Table 18. Bit Descriptions for INTERFACE_CONFIG_B

Bits	Bit Name	Description	Reset	Access
7	SINGLE_INST	Select streaming or single instruction mode. 0: Streaming mode is enabled. The address decrements as successive data bytes are received. 1: Single instruction mode is enabled.	0x0	R/W
6	STALLING	Reserved for Stalling Feature.	0x0	R/W
[5:4]	RESERVED	Reserved.	0x0	R
3	SHORT_INSTRUCTION	Set the instruction phase address to 7 or 15 bits. 0: 15-bit addressing. 1: 7-bit addressing.	0x0	R
[2:0]	RESERVED	Reserved.	0x0	R

REGISTER DETAILS

DEVICE CONFIGURATION REGISTER

Address: 0x02, Reset: 0x00, Name: DEVICE_CONFIG




Table 19. Bit Descriptions for DEVICE_CONFIG

Bits	Bit Name	Description	Reset	Access
[7:2]	RESERVED	Reserved.	0x0	R
[1:0]	OPERATING_MODES	Power Modes. 00: Normal operating mode. 11: Shutdown mode.	0x0	R/W

CHIP TYPE REGISTER

Address: 0x03, Reset: 0x07, Name: CHIP_TYPE

The chip type is used to identify the family of Analog Devices products a given device belongs to. Use the chip type with the product ID to uniquely identify a given product.




Table 20. Bit Descriptions for CHIP_TYPE

Bits	Bit Name	Description	Reset	Access
[7:4]	RESERVED	Reserved.	0x0	R
[3:0]	CHIP_TYPE	Precision ADC.	0x7	R

PRODUCT ID LOW REGISTER

Address: 0x04, Reset: 0x00, Name: PRODUCT_ID_L

Low byte of the product ID.




Table 21. Bit Descriptions for PRODUCT_ID_L

Bits	Bit Name	Description	Reset	Access
[7:0]	PRODUCT_ID, Bits[7:0]	Device Chip Type/Family. Use the product ID with the chip type to identify a product.	0x0	R

REGISTER DETAILS

PRODUCT ID HIGH REGISTER

Address: 0x05, Reset: 0x20, Name: PRODUCT_ID_H

High byte of the product ID.




Table 22. Bit Descriptions for PRODUCT_ID_H

Bits	Bit Name	Description	Reset	Access
[7:0]	PRODUCT_ID, Bits[15:8]	Device Chip Type/Family. Use the product ID with the chip type to identify a product.	0x20	R

CHIP GRADE REGISTER

Address: 0x06, Reset: 0x01, Name: CHIP_GRADE

Identifies product variations and device revisions.




Table 23. Bit Descriptions for CHIP_GRADE

Bits	Bit Name	Description	Reset	Access
[7:3]	GRADE	This is the device performance grade. AD4630-20: 0b00110. AD4632-20: 0b01000.	0x6 0x8	R
[2:0]	DEVICE_REVISION	This is the device hardware revision.	0x1	R

SCRATCHPAD REGISTER

Address: 0x0A, Reset: 0x00, Name: SCRATCH_PAD

Use this register to test writes and reads.





Table 24. Bit Descriptions for SCRATCH_PAD

Bits	Bit Name	Description	Reset	Access
[7:0]	SCRATCH_VALUE	Software Scratchpad. Software can write to and read from this location without any device side effects.	0x0	R/W

SPI REVISION REGISTER

Address: 0x0B, Reset: 0x81, Name: SPI_REVISION

Indicates the SPI revision.



REGISTER DETAILS

Table 25. Bit Descriptions for SPI_REVISION

Bits	Bit Name	Description	Reset	Access
[7:6]	SPI_TYPE	Always reads as 0x2.	0x2	R
[5:0]	VERSION	SPI Version. 01: Draft.	0x1	R

VENDOR ID LOW REGISTER

Address: 0x0C, Reset: 0x56, Name: VENDOR_L

Low byte of the vendor ID.




Table 26. Bit Descriptions for VENDOR_L

Bits	Bit Name	Description	Reset	Access
[7:0]	VID[7:0]	Analog Devices Vendor ID.	0x56	R

VENDOR ID HIGH REGISTER

Address: 0x0D, Reset: 0x04, Name: VENDOR_H

High byte of the vendor ID.




Table 27. Bit Descriptions for VENDOR_H

Bits	Bit Name	Description	Reset	Access
[7:0]	VID[15:8]	Analog Devices Vendor ID.	0x4	R

STREAM MODE REGISTER

Address: 0x0E, Reset: 0x00, Name: STREAM_MODE

Defines the length of the loop when streaming data.




Table 28. Bit Descriptions for STREAM_MODE

Bits	Bit Name	Description	Reset	Access
[7:0]	LOOP_COUNT	Sets the data byte count before looping to start address. When streaming data, a nonzero value sets the number of data bytes written before the address loops back to the start address. This approach can write a maximum of 255 bytes. A value of 0x00 disables the loop back so that addressing wraps around at the upper and lower limits of the memory. After writing this register, the loop value applies only to the following SPI instruction and auto clears upon the end of that instruction.	0x0	R/W

REGISTER DETAILS

INTERFACE CONFIGURATION C REGISTER

Address: 0x10, Reset: 0x00, Name: INTERFACE_CONFIG_C

Additional interface configuration settings.




Table 29. Bit Descriptions for INTERFACE_CONFIG_C

Bits	Bit Name	Description	Reset	Access
[7:0]	RESERVED	Reserved.	0x0	R

INTERFACE STATUS A REGISTER

Address: 0x11, Reset: 0x00, Name: INTERFACE_STATUS_A

Status bits are set to 1 to indicate an active condition. Clear the status bits by writing a 1 to the corresponding bit location.




Table 30. Bit Descriptions for INTERFACE_STATUS_A

Bits	Bit Name	Description	Reset	Access
[7:5]	RESERVED	Reserved.	0x0	R
4	CLOCK_COUNT_ERR	Incorrect Number of Clocks Detected in a Transaction.	0x0	R/W
[3:0]	RESERVED	Reserved.	0x0	R

EXIT CONFIGURATION MODE REGISTER

Address: 0x14, Reset: 0x00, Name: EXIT_CFG_MD




Table 31. Bit Descriptions for EXIT_CFG_MD

Bits	Bit Name	Description	Reset	Access
[7:1]	RESERVED	Reserved.	0x0	R
0	EXIT_CONFIG_MD	Exit Register Configuration Mode. Write 1 to exit register configuration mode. Self clearing upon $\overline{CS} = 1$.	0x0	R/W

REGISTER DETAILS

AVERAGING MODE REGISTER

Address: 0x15, Reset: 0x00, Name: AVG




Table 32. Bit Descriptions for AVG

Bits	Bit Name	Description	Reset	Access
7	AVG_SYNC	Averaging Filter Reset. 1 = Reset, self clearing.	0x0	R/W
[6:5]	RESERVED	Reserved.	0x0	R
[4:0]	AVG_VAL	Averaging Filter Block Length, 2 ^N . 0x00 = No averaging. 0x01 = 2 ¹ samples. 0x02 = 2 ² samples. 0x03 = 2 ³ samples. 0x04 = 2 ⁴ samples. 0x05 = 2 ⁵ samples. ... 0x0F = 2 ¹⁵ samples. 0x10 = 2 ¹⁶ samples. 0x11 through 0x1F = Invalid.	0x0	R/W

CHANNEL 0 OFFSET REGISTERS

Address: 0x16, Reset: 0x00, Name: OFFSET_CH0_LB




Table 33. Bit Descriptions for OFFSET_CH0_LB

Bits	Bit Name	Description	Reset	Access
[7:4]	CH0_USER_OFFSET[7:4]	20-Bit Channel 0 Offset. Twos complement (signed). 1 LSB = (V _{REF} /2 ¹⁹)/Gain. For a description of the gain parameter value, see the Channel 0 Gain Registers section.	0x0	R/W
[3:0]	RESERVED	Reserved.	0x0	R

Address: 0x17, Reset: 0x00, Name: OFFSET_CH0_MB




Table 34. Bit Descriptions for OFFSET_CH0_MB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH0_USER_OFFSET[15:8]	20-Bit Channel 0 Offset. Twos complement (signed). 1 LSB = (V _{REF} /2 ¹⁹)/Gain. For a description of the gain parameter value, see the Channel 0 Gain Registers section.	0x0	R/W

REGISTER DETAILS

Address: 0x18, Reset: 0x00, Name: OFFSET_CH0_HB




Table 35. Bit Descriptions for OFFSET_CH0_HB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH0_USER_OFFSET[23:16]	20-Bit Channel 0 Offset. Twos complement (signed). 1 LSB = $(V_{REF}/2^{19})/Gain$. For a description of the gain parameter value, see the Channel 0 Gain Registers section.	0x0	R/W

CHANNEL 1 OFFSET REGISTERS

Address: 0x19, Reset: 0x00, Name: OFFSET_CH1_LB




Table 36. Bit Descriptions for OFFSET_CH1_LB

Bits	Bit Name	Description	Reset	Access
[7:4]	CH1_USER_OFFSET[7:4]	20-Bit Channel 1 Offset. Twos complement (signed). 1 LSB = $(V_{REF}/2^{19})/Gain$. For a description of the gain parameter value, see the Channel 1 Gain Registers section.	0x0	R/W
[3:0]	RESERVED	Reserved.	0x0	R

Address: 0x1A, Reset: 0x00, Name: OFFSET_CH1_MB




Table 37. Bit Descriptions for OFFSET_CH1_MB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH1_USER_OFFSET[15:8]	20-Bit Channel 1 Offset. Twos complement (signed). 1 LSB = $(V_{REF}/2^{19})/Gain$. For a description of the gain parameter value, see the Channel 1 Gain Registers section.	0x0	R/W

Address: 0x1B, Reset: 0x00, Name: OFFSET_CH1_HB




Table 38. Bit Descriptions for OFFSET_CH1_HB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH1_USER_OFFSET[19:16]	20-Bit Channel 1 Offset. Twos complement (signed). 1 LSB = $(V_{REF}/2^{19})/Gain$. For a description of the gain parameter value, see the Channel 1 Gain Registers section.	0x0	R/W

REGISTER DETAILS

CHANNEL 0 GAIN REGISTERS

Address: 0x1C, Reset: 0x00, Name: GAIN_CH0_LB




Table 39. Bit Descriptions for GAIN_CH0_LB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH0_USER_GAIN[7:0]	Channel 0 Gain Word (Unsigned). Multiplier Output = Input × Gain Word/0x8000. Maximum Effective Gain = 0xFFFF/0x8000 = 1.99997.	0x00	R/W

Address: 0x1D, Reset: 0x80, Name: GAIN_CH0_HB




Table 40. Bit Descriptions for GAIN_CH0_HB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH0_USER_GAIN[15:8]	Channel 0 Gain Word (Unsigned). Multiplier Output = Input × Gain Word/0x8000. Maximum Effective Gain = 0xFFFF/0x8000 = 1.99997.	0x80	R/W

CHANNEL 1 GAIN REGISTERS

Address: 0x1E, Reset: 0x00, Name: GAIN_CH1_LB




Table 41. Bit Descriptions for GAIN_CH1_LB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH1_USER_GAIN[7:0]	Channel 1 Gain Word (Unsigned). Multiplier Output = Input × Gain Word/0x8000. Maximum Effective Gain = 0xFFFF/0x8000 = 1.99997.	0x00	R/W

Address: 0x1F, Reset: 0x80, Name: GAIN_CH1_HB




Table 42. Bit Descriptions for GAIN_CH1_HB

Bits	Bit Name	Description	Reset	Access
[7:0]	CH1_USER_GAIN[15:8]	Channel 1 Gain Word (Unsigned). Multiplier Output = Input × Gain Word/0x8000. Maximum Effective Gain = 0xFFFF/0x8000 = 1.99997.	0x80	R/W

REGISTER DETAILS

MODES REGISTER

Address: 0x20, Reset: 0x00, Name: MODES




Table 43. Bit Descriptions for MODES

Bits	Bit Name	Description	Reset	Access
[7:6]	LANE_MD	Lane Mode Select. 00 = 1-lane per channel. 01 = 2-lane per channel. 10 = four lane per channel. 11 = Channel 0 and Channel 1 interleaved on SDO0.	0x0	R/W
[5:4]	CLK_MD	Clock Mode Select. 00 = SPI clocking mode. 01 = Echo clock mode. 10 = Host clock mode. 11 = Invalid setting.	0x0	R/W
3	DDR_MD	DDR Mode Enable/Disable. 0 = SDR. 1 = DDR (only valid for echo and host clock modes).	0x0	R/W
[2:0]	OUT_DATA_MD	Output Data Mode Select. 000 = 20-bit differential data. 001 = 16-bit differential data + 8-bit common mode data. 010 = 20-bit differential data + 8-bit common mode data. 011 = 30-bit averaged differential data + OR bit + SYNC bit. 100 = 32-bit test data pattern (see the Test Pattern Registers section).	0x0	R/W

INTERNAL OSCILLATOR REGISTER

Address: 0x21, Reset: 0x00, Name: OSCILLATOR




Table 44. Bit Descriptions for OSCILLATOR

Bits	Bit Name	Description	Reset	Access
[7:2]	OSC_LIMIT	Oscillator Limit Setting. Oscillator is limited to this number of clock pulses plus one. Automatically calculated by the AD4630-20/AD4632-20 based on the data-word size, number of active SDO lanes, and data rate mode (SDR or DDR).	0x0	R
[1:0]	OSC_DIV	Oscillator Frequency Divider Setting. 00 = No divide (divide by 1). 01 = Divide by 2. 10 = Divide by 4. 11 = Invalid setting.	0x0	R/W

REGISTER DETAILS

OUTPUT DRIVER REGISTER

Address: 0x22, Reset: 0x00, Name: IO




Table 45. Bit Descriptions for IO

Bits	Bit Name	Description	Reset	Access
[7:1]	RESERVED	Reserved.	0x0	R
0	IO2X	Double Output Driver Strength. 1 = Double output driver strength. 0 = Normal output driver strength.	0x0	R/W

TEST PATTERN REGISTERS

Address: 0x23, Reset: 0x0F, Name: TEST_PAT_BYTE0




Table 46. Bit Descriptions for TEST_PAT_BYTE0

Bits	Bit Name	Description	Reset	Access
[7:0]	TEST_DATA_PAT[7:0]	32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register section).	0xF	R/W

Address: 0x24, Reset: 0x0F, Name: TEST_PAT_BYTE1




Table 47. Bit Descriptions for TEST_PAT_BYTE1

Bits	Bit Name	Description	Reset	Access
[7:0]	TEST_DATA_PAT[15:8]	32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register section).	0xF	R/W

Address: 0x25, Reset: 0x5A, Name: TEST_PAT_BYTE2




Table 48. Bit Descriptions for TEST_PATBYTE2

Bits	Bit Name	Description	Reset	Access
[7:0]	TEST_DATA_PAT[23:16]	32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register section).	0x5A	R/W

REGISTER DETAILS

Address: 0x26, Reset: 0x5A, Name: TEST_PAT_BYTE3




Table 49. Bit Descriptions for TEST_PAT_BYTE3

Bits	Bit Name	Description	Reset	Access
[7:0]	TEST_DATA_PAT[31:24]	32-Bit Test Pattern. Applied to both channels when OUT_DATA_MD = 4 (see the Modes Register section).	0x5A	R/W

DIGITAL DIAGNOSTICS REGISTER

Address: 0x34, Reset: 0x40, Name: DIG_DIAG




Table 50. Bit Descriptions for DIG_DIAG

Bits	Bit Name	Description	Reset	Access
7	POWERUP_COMPLETED	1 = Power-Up Completed.	0x0	R
6	RESET_OCCURRED	Reset Occurred. This bit is set to 1 upon a reset event. Write 1 to clear (useful for detecting brownouts).	0x1	R/W1C
[5:1]	RESERVED	Reserved.	0x0	R
0	FUSE_CRC_EN	Fuse CRC Enable. Write a 1 to force recheck of CRC.	0x0	R/W

DIGITAL ERRORS REGISTER

Address: 0x35, Reset: 0x00, Name: DIG_ERR




Table 51. Bit Descriptions for DIG_ERR

Bits	Bit Name	Description	Reset	Access
[7:1]	RESERVED	Reserved.	0x0	R
0	FUSE_CRC_ERR	Fuse CRC Error. This bit is set to 1 upon a fuse CRC error. Write 1 to clear.	0x0	R/W1C

