The AD9272 is designed for low cost, low power, small size, and ease of use. It contains eight channels of a low noise preamplifier (LNA) with a variable gain amplifier (VGA), an antialiasing filter (AAF), and a 12-bit, 10 MSPS to 80 MSPS analog-to-digital converter (ADC).
Each channel features a variable gain range of 42 dB, a fully differential signal path, an active input preamplifier termination, a maximum gain of up to 52 dB, and an ADC with a conversion rate of up to 80 MSPS. The channel is optimized for dynamic performance and low power in applications where a small package size is critical.
The LNA has a single-ended-to-differential gain that is selectable through the SPI. The LNA input-referred noise voltage is typically 0.75 nV/√Hz at a gain of 21.3 dB, and the combined input-referred noise voltage of the entire channel is 0.85 nV/√Hz at maximum gain. Assuming a 15 MHz noise bandwidth (NBW) and a 21.3 dB LNA gain, the input SNR is about 92 dB. In CW Doppler mode, the LNA output drives a transconductance amp that is switched through an 8 × 8 differential crosspoint switch. The switch is programmable through the SPI.
Learn more about this product and why it won this prestigious technical award
AD927x Family Overview
|Title||Content Type||File Type|
|AD9272: Octal LNA/VGA/AAF/ADC and Crosspoint Switch Data Sheet (Rev C, 07/2009) (pdf, 65 kB)||Data Sheets|
|AN-1210: Powering the AD9272 Octal Ultrasound ADC/LNA/VGA/AAF with the ADP5020 Switching Regulator PMU for Increased Efficiency (pdf, 201 kB)||Application Notes|
|AN-1142: Techniques for High Speed ADC PCB Layout (pdf, 392 kB)||Application Notes|
|AN-878: High Speed ADC SPI Control Software (pdf, 585 kB)||Application Notes|
|AN-737: How ADIsimADC Models an ADC (pdf, 373 kB)||Application Notes|
|AN-877: Interfacing to High Speed ADCs via SPI (pdf, 1594 kB)||Application Notes|
|AN-905: VisualAnalog Converter Evaluation Tool Version 1.0 User Manual (pdf, 2124 kB)||Application Notes|
|AN-935: Designing an ADC Transformer-Coupled Front End (pdf, 363 kB)||Application Notes|
|AN-835: Understanding High Speed ADC Testing and Evaluation (pdf, 985 kB)||Application Notes|
AN-586: LVDS Outputs for High Speed A/D Converters
(pdf, 207 kB)
High Speed ADCs Uses LVDS (Low-Voltage Differential Signaling) to Minimize Performance Limitations In ADC Applications When Providing High Speed Data Output
AN-812: MicroController-Based Serial Port Interface (SPI) Boot Circuit (pdf, 452,449 bytes)
(pdf, 441 kB)
This application note describes the operation of a general-purpose, microcontroller-based Serial Port Interface (SPI) boot circuit.
AD9272/AD9273 Octal Receivers for Medical Ultrasound
The AD9272 and AD9273 are ADI's next-generation, octal receivers for medical ultrasound. Each device integrates 8 channels of LNA, VGA, AAF, and 12-bit ADC on a single chip.
|MS-2210: Designing Power Supplies for High Speed ADC (pdf, 327 kB)||Technical Articles|
Powering High-Speed Analog-to-Digital Converters with Switching Power Supplies
(Techonline, May 2009)
New Components Offer Fexibility in Ultrasound System Design
Ultrasound applications require increasing number of channels, range, sensitivity, and low-noise performance; new ICs offer architectural choices for these tradeoffs.
(Planet Analog, Jan 13, 2009)
Processors for Ultrasound Improve Image Quality
Ultrasound equipment is best known for letting expectant mothers follow development of their babies. But many other ultrasound applications go beyond the classical OBGYN experience.
(Medical Design, March 1, 2009)
|Low Cost, Octal Ultrasound Receiver with On-Chip RF Decimator and JESD204B Serial Interface (22 Feb 2013)||Press Releases||HTML|
|Industry’s First Octal Ultrasound Receiver with Digital I/Q Demodulator and Decimation Filter Reduces Processor Overhead in Ultrasound Systems (23 Jul 2012)||Press Releases||HTML|
|AD927x/AD967x Octal Ultrasound Analog Front End (AFE) Product Family Brochure (pdf, 674 kB)||Overview|
|RAQs index||Rarely Asked Questions||HTML|
|Glossary of EE Terms||Glossary||HTML|
|Title||Content Type||File Type|
ADIsimADC is Analog Devices' Analog-to-Digital Behavioral Model that accurately models the typical performance characteristics of many of our High Speed Converters. The model faithfully reproduces the errors associated with both static and dynamic features such as AC linearity, clock jitter, and many other product specific anomalies.
|ADIsim Design/Simulation Tools||HTML|
|AD9272 IBIS Models||IBIS Models||HTML|
Recommended I/Q Demodulators and Phase Shifters for the AD9272Recommended Gain Control Amplifier for the AD9272 Recommended Clock Drivers for the AD9272
Were these recommendations helpful?
The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.