ADSP-21266

Highly Integrated 32-Bit Floating-Point SHARC Processor for Home Theater

Buy Now

Recommended for New Designs

Top

Overview

Features and Benefits
Product Details

Features and Benefits

200MHz /1.2 GFLOPs SIMD SHARC core supporting IEEE 32-bit floating-point, 40-bit floating-point and 32-bit fixed-point data types
2Mbits SRAM; On-chip ROM embedded with industry-standard audio decode and post-processing algorithms available to qualified Dolby and DTS licensees only.
16-bit parallel port
Digital Audio Interface (DAI) enabling user-definable access to peripherals including precision clock generators (PCG), input data port (IDP), and general purpose I/O
22 zero-overhead DMA channels
6 serial ports (SPORTs) supporting I²S, left-justified sample pair, and TDM modes
SPI-compatible port supporting master and slave modes
3 full-featured timers
PLL capable of a variety of multiplier ratios
136-ball MiniBGA and 144-lead LQFP packages
Commercial and Industrial temperature ranges

Product Details

The third generation of SHARC Processors, which includes the ADSP-21262, ADSP-21266, ADSP-21364, and ADSP-21365, offers increased performance, audio-centric peripherals, and new memory configurations, including on-chip ROM, that are capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible and completely code-compatible with all prior SHARC Processors. These newest members of the SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-perfomance audio applications.

Third generation SHARC Processors also integrate audio-specific peripherals designed to simplify hardware design and reduce time to market. Grouped together, and broadly named the Digital Audio Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, SPI ports, an Input Data Port (IDP), Precision Clock Generators (PCG), and timers. This flexibility of resource utilization combined with the ease of use of the SHARC Processor programming model allow manufacturers to leverage a single hardware design for multiple products with varying I/O requirements.

SHARC Melody Platform for the Home

The SHARC Melody platform combines high-performance processors with optimized software, thus offering complete audio solutions to Home Theater manufacturers. The ADSP-21266 is a large memory, high-performance device targeted primarily at mid- to high-end home theater systems. SHARC Melody solutions are offered through on-chip ROM containing industry standard audio decoder algorithms such as

PCM

Dolby Digital*

Dolby Digital EX2*

Dolby Pro Logic IIx*

DTS 5.1*

DTS ES*

DTS Neo:6 (Cinema and music)*

DTS 96/24*

MPEG2 AAC LC

MPEG2 (BC) 2 channel

These algorithms are factory mask-programmed ensuring that single-chip system implementations are realized and system bill of materials costs are minimized.

* License agreement required from IP holders prior to receipt of silicon samples.

Product Categories

Processors and Microcontrollers
- SHARC Audio Processors/SoCs

Customers must be licensed for the appropriate Dolby and DTS technologies which exist in the on-chip ROM. Minimum annual volume requirements apply.
Please contact your local Analog Devices sales office for more information regarding the use of these products.

Comparable Parts Click to see all in Parametric Search

Product Lifecycle Recommended for New Designs

This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.

Evaluation Kits (4)

EVAL-SHAUDIO-EZEXT

The SHARC Audio extender board is a low-cost, plug-on extender for EZ-Boards. This extender extends the capabilities of the SHARC evaluation system by providing three AD1939 audio codecs and providing 24 channels of analog audio out, 12 channels of analog audio in. For information about compatible EZ-Board products, see the processors family's Software and Tools page.

EVAL-BFSHUSB-EZEXT

The USB extender board is a low-cost, plug-on extender for EZ-Boards. This extender extends the capabilities of the evaluation system by providing a connection between the asynchronous memory bus of the Blackfin or SHARC processor and a USB 2.0 device. For information about compatible EZ-Board products, see the processors family's Software and Tools page.

EVAL-21262-EZLITE

The ADSP-21262 EZ-Kit Lite evaluation hardware provides a low-cost hardware solution for evaluating the ADSP-2126x SHARC processor family.

EVAL-21262-EZEXT

SHARC EZ-Extender for Analog Devices ADSP-21262 EZ-KIT Lite

EVAL-SHAUDIO-EZEXT

View Detailed Evaluation Kit Information

The SHARC Audio EZ-Extender provides users the ability to evaluate audio application on the ADSP-214xx EZ-Board/ EZ-KIT Lite. Software examples are provided in the latest update of VisualDSP++.

The EZ-Extender consists of three Analog Devices AD1939 audio codecs and provides 24 channels of analog audio out, 12 channels of analog audio in. The primary codec operates in both in I2S and TDM mode and can run at sample rates of 48, 96, or 192 KHz. The other two codec are configured to operate in Dual Line TDM mode. The three codecs together can operate in dual line TDM mode for 24 analog channels out and 12 analog channels in at a sample rate of 192KHz.

The audio input and output is available via multiple RCA connectors. A group of switches are available if a user should decide to evaluate the audio codec inputs and outputs in a differential mode. (NOTE: DB25 to XLR cables are not supplied with the EZ-Extender).

Features & Benefits

Analog audio interface
- AD1939 – three Analog Devices 192 kHz audio codecs
- 24 channels of audio out (twelve stereo channels)
- Twelve channels of audio in (six stereo channels)
- TDM and I2S modes at 48 KHz, 96 KHz, and 192 KHz sample rates
Single-ended input/output
- Three RCA phono jack inputs (4 x 1)
- Three RCA phono jack outputs (4 x 2)
Differential input/output
- Two DB25 connector inputs
- Three DB25 connector outputs

Resources

SHARC^® Audio EZ-Extender^® Manual (Rev. 1.1)

PDF

617 kB

EVAL-BFSHUSB-EZEXT

View Detailed Evaluation Kit Information

The Blackfin SHARC USB EZ-Extender plugs onto the expansion interface of the ADSP-BF518F and ADSP-21469 EZ-Board and EZ-KIT Lite’s. The EZ-Extender aids the design and prototyping phases of the processor targeted applications and extends the capabilities of the evaluation system by providing a connection between the asynchronous memory bus of the Blackfin/SHARC processor and a USB 2.0 device.

Ordering Information:
Part number: ADZS-BFSHUSB-EZEXT

CROSSCORE^® Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support

Features & Benefits

ADSP-21469: 176-pin LQFP package, 25 MHz CLKIN oscillator
ADSP-21479: 196-pin BGA package, 16.625 MHz CLKIN oscillator
ADSP-21489: 176-pin LQFP package, 25 MHz CLKIN oscillator
Flash Memory: 4 M x 8-bit, Numonyx
SDRAM Memory: 16Mb x16 bit, Micron MT48LC16M16A2P-6A
Asynch SRAM: 1M x16 bit, ISSI IS61WV102416BLL-10TLI
SPI Memory: 16 Mbit
Analog Audio: AD1939 Codec
SPDIF: RCA phone jacks
Temp Sensor: ADM1032 Two Wire Sensor
UART: ADM3202 RS-232 line driver/receiver
Power Supply: 5V @ 3.6 Amps
LEDs: 10 LEDs: 1 power (green), 1 board reset (red), and 8 general purpose (amber)
Push Buttons: (5) push buttons: (1) reset, (2) connected to DAI, (2). IRQ/Flag
SHARC Expansion Interface II: AMI, Flags/IRQs, DAI, DPI, PWR_IN, 3.3V, GND
Other Features: Standalone Debug Agent Interface, RTC (Real Time Clock) implementation, Shift Register Interface, MP JTAG IN and OUT Connectors, 0-ohm resistors for DSP current measurement, CE compliant

Resources

EVAL-21262-EZLITE

View Detailed Evaluation Kit Information

The ADSP-21262 EZ-KIT Lite provides developers with a cost-effective method for initial evaluation of the ADSP-21262 SHARC Processor architecture for audio applications via a USB-based PC-hosted tool set. With this EZ-KIT Lite, users can learn more about ADI’s ADSP-21262 hardware and software development and quickly prototype applications.

The EZ-KIT Lite includes an ADSP-21262 Processor desktop evaluation board along with an evaluation suite of the VisualDSP++ development and debugging environment with the C/C++ compiler, assembler, and linker. VisualDSP++ development and debugging software, along with the USB-based debugger interface, enables users to perform standard debugging functions (such as read and write memory, read and write registers, load and execute executables, set and clear breakpoints, and single-step assembly, C, and C++ source code).

Part Number:
ADZS-21262-EZLITE

Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support

Features & Benefits

ADSP-21262 SHARC^® Processor
1M x 8-bit Flash memory
AD1835A: 2 ADC, 8 DAC, 96 kHz, 24-Bit Sigma Delta Codec
4x2 RCA jack for 4 channels of stereo audio output
512K x 8-bit SRAM
512 Kbit SPI Flash memory
1x2 RCA jack for 1 channel of stereo audio input
Headphone jack (connected to 1 of the stereo outputs)

Resources

ADSP-21262 EZ-KIT Lite^® Evaluation System Manual (Rev. 3.2)

PDF

818 kB

EVAL-21262-EZEXT

View Detailed Evaluation Kit Information

The SHARC^® EZ-Extender^™ daughter board allows developers to connect a number of Analog Devices analog-to-digital (ADC) High Speed Converter (HSC) evaluation boards to the ADSP-21262 EZ-KIT Lite™. SHARC EZ-Extender also provides developers a breadboard area and the ability to access all of the pins on the ADSP-21262 EZ-KIT Lite's expansion interface.

Applications and information about the use and connection of the various interfaces on the SHARC EZ-Extender are available from Analog Devices.

Part Number
ADZS-21262-1-EZEXT

Tools Support:

Tel: 1-800-ANALOGD (262-5643)
Contact Support

For additional information, contact your local Analog Devices Sales Office or Distributor.

Features & Benefits

ADSP-21262 SHARC^® Processor
1M x 8-bit Flash memory
AD1835A 2 ADC, 8 DAC, 96 kHZ, 24-Bit Sigma Delta Codec
4x2 RCA jack for 4 channels of stereo audio output
512K x 8-bit SRAM
512 Kbit SPI Flash memory
1x2 RCA jack for 1 channel of stereo audio input
Headphone jack (connected to 1 of the stereo outputs)

Resources

SHARC^® EZ-Extender^® Manual (Rev. 3.1)

PDF

235 kB

Documentation & Resources

Data Sheet

ADSP-21261/ADSP-21262/ADSP-21266 SHARC Embedded Processor (Rev. G)
7/15/2008
PDF

Application Note

EE-112: Class Implementation in Analog C++
11/14/2016
PDF
EE-356: Emulator and Evaluation Hardware Troubleshooting Guide for CCES Users (Rev. 2)
2/14/2015
PDF
• EE-356: Associated Files

ZIP
EE-355: Expert In-Circuit FLASH Programmer for SHARC® Processors (Rev. 1)
8/20/2012
PDF
• EE-355: Code Example (Rev 1, 08/2012)

ZIP
EE-243: Using the Expert DAI for SHARC® Processors (Rev. 7)
7/6/2010
PDF
• EE-243: Code example (Rev 7, 06/2010)

ZIP
EE-345: Boot Kernel Customization and Firmware Upgradeability on SHARC Processors® (Rev. 1)
10/6/2009
PDF
• EE-345: Code example (Rev 1, 10/2009)

ZIP
EE-332: Cycle Counting and Profiling (Rev. 2)
8/18/2009
PDF
• EE-332: Code example

ZIP
EE-322: Expert Code Generator for SHARC® Processors (Rev. 5)
6/15/2009
PDF
• EE-322: Code Example (Rev 5, 01/2012)

ZIP
EE-340: Connecting SHARC^® and Blackfin^® Processors over SPI (Rev. 1)
5/8/2009
PDF
• EE-340: Code example

ZIP
EE-323: Implementing Dynamically Loaded Software Modules (Rev. 1)
3/8/2008
PDF
• EE-323: Associated Code

ZIP
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev. 1)
8/31/2007
PDF
EE-231: In-Circuit Programming of an SPI Flash with SHARC® Processors (Rev. 2)
8/27/2007
PDF
• EE-231: Code example (Rev 2, 08/2007)

ZIP
EE-328: Migrating from ADSP-2106x/2116x to ADSP-2126x/2136x/2137x SHARC® Processors (Rev. 1)
7/27/2007
PDF
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev. 14)
5/21/2007
PDF
• EE-175: Associated Files

ZIP
EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev. 3)
3/7/2007
PDF
EE-223: In-Circuit Flash Programming on SHARC® Processors (Rev. 2)
2/23/2007
PDF
• EE-223: Code Example (Rev 2, 02/2007)

ZIP
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev. 1)
12/5/2006
PDF
EE-295: Implementing Delay Lines on SHARC® Processors (Rev. 1)
11/15/2006
PDF
• EE-295: Code Example (Rev 1, 10/2006)

ZIP
EE-305: Designing and Debugging Systems with SHARC Processors (Rev. 1)
11/15/2006
PDF
EE-290: Managing the Core PLL on SHARC® Processors (Rev. 5)
7/12/2006
PDF
• EE-290: Code Example (Rev 5, 03/2012)

ZIP
EE-279: Interfacing NAND Flash Memory with ADSP-2126x SHARC® Processors (Rev. 1)
11/18/2005
PDF
• EE-279 Software Code

ZIP
EE-222: Interfacing the ADSP-21262 SHARC EZ-KIT Lite Boards to High-Speed Converter Evaluation Boards (Rev. 1)
8/25/2005
PDF
EE-220: Using External Memory with Third Generation SHARC® Processors and the Parallel Port (Rev. 2)
8/10/2005
PDF
EE-270: Extended-Precision Fixed-Point Arithmetic on SIMD SHARC® Processors (Rev. 1)
7/8/2005
PDF
• EE-270 Software Code

ZIP
EE-250: Estimating Power Dissipation for Industrial Grade ADSP-21262 SHARC® Processors (Rev. 1)
5/25/2005
PDF
EE-264: Interfacing MultiMediaCard™ with ADSP-2126x SHARC® Processors (Rev. 1)
5/6/2005
PDF
• EE-264 Software Code

ZIP
EE-230: Code Overlays on the Third Generation SHARC® Family of Processors (Rev. 2)
4/13/2005
PDF
• EE-230 Software Code (4/2005)

ZIP
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev. 1)
4/4/2005
PDF
• EE-267 Software Code

ZIP
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev. 1)
2/15/2005
PDF
EE-255: Porting PC-Based MP3 Player Software to ADSP-21262 SHARC® Processors (Rev. 1)
11/18/2004
PDF
EE-246: Interfacing AD7276 High-Speed Data Converters to ADSP-21262 SHARC® Processors (Rev. 1)
10/12/2004
PDF
• EE-246 Software Code

ZIP
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev. 3)
9/15/2004
PDF
• EE-202 Software Code

ZIP
EE-232: Configuring the Signal Routing Unit of ADSP-2126x SHARC® DSPs (Rev. 1)
2/18/2004
PDF
EE-219: Connecting Character LCD Panels to ADSP-21262 SHARC® DSPs (Rev. 1)
12/30/2003
PDF
• EE-219 Software Code

ZIP
EE-216: Estimating Power Dissipation for ADSP-21262S SHARC® DSPs
12/29/2003
PDF
EE-189: Link Port Tips & Tricks For ADSP-2106x & ADSP-2116x SHARC® DSPs
10/27/2003
PDF
EE-208: Considering the ADSP-21262 SHARC® DSP
10/9/2003
PDF
EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs
5/21/2003
PDF
• EE-191 Software Code

ZIP
EE-177: SHARC® SPI Slave Booting (Rev. 3)
5/2/2003
PDF
• EE-177: Code Example (Rev 3, 01/2007)

ZIP
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev. 10)
12/20/2002
PDF
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
9/18/2002
PDF
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev. 2)
9/17/2002
PDF
• EE-69: Code Example (Rev 2, 01/2007)

ZIP
EE-110: A Quick Primer on ELF and DWARF File Formats
5/17/2000
PDF
EE-104: Setting Up Streams with the VisualDSP Debugger
11/5/1999
PDF
• EE-104 Software Code

ZIP

Processor Manual

SHARC Processors: Manuals
9/10/2015
Getting Started with SHARC
2/14/2015
ADSP-2126x SHARC^® Processor Hardware Reference (Rev. 5.1)
6/1/2010
PDF

Software Manual

VisualDSP++^® 5.0 Assembler and Preprocessor Manual (Rev. 3.4)
11/15/2009
PDF
VisualDSP++^® 5.0 Loader and Utilities Manual (Rev. 2.5)
11/13/2009
PDF
Documentation Errata
VisualDSP++^® 5.0 Licensing Guide (Rev. 1.4)
11/13/2009
PDF
VisualDSP++^® 5.0 Kernel (VDK) Users Guide (Rev. 3.5)
11/13/2009
PDF
VisualDSP++^® 5.0 Linker and Utilities Manual (Rev. 3.5)
11/13/2009
PDF
VisualDSP++^® 5.0 Users Guide (Rev. 3.0)
12/9/2007
PDF
VisualDSP++^® 5.0 Quick Installation Reference Card (Rev. 3.1)
8/30/2007
PDF
VisualDSP++^® 5.0 Getting Started Guide (Rev. 3.0)
8/30/2007
PDF
Documentation Errata
VisualDSP++^® 5.0 Product Release Bulletin (Rev. 3.0)
8/30/2007
PDF

Emulator Manual

ICE-1000/ICE-2000 Emulator User’s Guide (Rev. 1.2)
6/3/2014
PDF
HPUSB, USB, and HPPCI Emulator User’s Guide (Rev. 3.2)
11/11/2009
PDF
ICE-100B Emulator User’s Guide (Rev. 1.1)
11/11/2009
PDF

Integrated Circuit Anomaly

ADSP-21266 SHARC Anomaly List for Revisions 0.2 (Rev. J)
12/17/2003
PDF

Legacy Emulator Manual

Product Highlight

SHARC Processor Family
9/21/2010
PDF

Product Selection Guide

ADI Complementary Parts Guide - Supervisory Devices and DSP Processors
2/12/2015
PDF

Software & Systems Requirements

Software & Tools Anomaly

Software and Tools Anomalies Search

Software Development Tools

SigmaStudio®

Graphical development tool for programming, development, and tuning software for ADI DSP audio processors and A²B^® transceivers.

Tools & Simulations

BSDL Model File

TXT

ADSP-2126x: 144 Pin LQFP Package

[BSDL Revision] 1.1, [Date] 10/29/04

TXT

ADSP-2126x: 136 Ball MBGA Package

[BSDL Revision] 1.1, [Date] 10/29/04

Support & Discussions

ADSP-21266 Discussions

SHARC boot sequence. Help needed.

All ADSP-21266 Discussions

Contact ADI Technical Support »

Ask your question »

Contact ADI Technical Support »

Ask your question »

Evaluation Boards

Pricing displayed is based on 1-piece.

Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.

Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.