AD9557

RECOMMENDED FOR NEW DESIGNS

Dual-Input Multiservice Line Card Adaptive Clock Translator

Data Sheet (Rev. C) Product Selection Table

Part Models: 2
1ku List Price: Starting From $22.15

Viewing:

Overview

Supports GR-1244 Stratum 3 stability in holdover mode
Supports smooth reference switchover with virtually no disturbance on output phase
Supports Telcordia GR-253 jitter generation, transfer, and tolerance for SONET/SDH up to OC-192 systems
Supports ITU-T G.8262 synchronous Ethernet slave clocks
Supports ITU-T G.823, G.824, G.825, and G.8261
Auto/manual holdover and reference switchover
2 reference inputs (single-ended or differential)
Input reference frequencies: 2 kHz to 1250 MHz
Reference validation and frequency monitoring (1 ppm)
Programmable input reference switchover priority
20-bit programmable input reference divider
2 pairs of clock output pins, with each pair configurable as a single differential LVDS/HSTL output or as 2 single-ended CMOS outputs
Output frequencies: 360 kHz to 1250 MHz
Programmable 17-bit integer and 23-bit fractional feedback divider in digital PLL
Programmable digital loop filter covering loop bandwidths from 0.1 Hz to 5 kHz (2 kHz maximum for <0.1 dB of peaking)
Low noise system clock multiplier
Frame sync support
Adaptive clocking
Optional crystal resonator for system clock input
On-chip EEPROM to store multiple power-up profiles
Pin program function for easy frequency translation configuration
Software controlled power-down
40-lead, 6 mm × 6 mm, LFCSP package

The AD9557 is a low loop bandwidth clock multiplier that provides jitter cleanup and synchronization for many systems, including synchronous optical networks (OTN/SONET/SDH). The AD9557 generates an output clock synchronized to up to four external input references. The digital PLL allows for reduction of input time jitter or phase noise associated with the external references. The digitally controlled loop and holdover circuitry of the AD9557 continuously generates a low jitter output clock even when all reference inputs have failed.

The AD9557 operates over an industrial temperature range of −40°C to +85°C. If more inputs/outputs are needed, refer to the AD9558 for the four-input/six-output version of the same device.

Applications

Network synchronization, including synchronous Ethernet and SDH to OTN mapping/demapping
Cleanup of reference clock jitter
SONET/SDH/OTN clocks up to 100 Gbps, including FEC
Stratum 3 holdover, jitter cleanup, and phase transient control
Wireless base station controllers
Cable infrastructure
Data communications

Part Models: 2
1ku List Price: Starting From $22.15

Documentation

Data Sheet 1

AD9557: Dual Input Multiservice Line Card Adaptive Clock Translator Data Sheet (Rev.C) 10/10/2011

ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.

Part Model	Pin/Package Drawing	Documentation	CAD Symbols, Footprints, and 3D Models
AD9557BCPZ	40-Lead LFCSP (6mm x 6mm w/ EP)	Material Declaration Reliability Report Package Resources	Ultra Librarian SamacSys
AD9557BCPZ-REEL7	40-Lead LFCSP (6mm x 6mm w/ EP)	Material Declaration Reliability Report Package Resources	Ultra Librarian SamacSys

Part Models	Product Lifecycle	PCN

Jun 26, 2023 - 23_0025 Package Outline Drawing and Data Sheet Revision for Select LFCSP Products in Amkor
		PCN23_0025_Form Material_Report Package Outline Drawing Qualification Results Summary
AD9557BCPZ	PRODUCTION
AD9557BCPZ-REEL7	PRODUCTION
Nov 1, 2016 - 16_0137 CANCELLED: AD9557 and AD9558 die change
		PCN16_0137_Form Material_Report Qualification Results Summary
AD9557BCPZ	PRODUCTION
AD9557BCPZ-REEL7	PRODUCTION
Apr 11, 2012 - 11_0267 Minor Metal Mask Revision, Datasheet Changes and Test Manufacturing Site Change on the AD9557.
		PCN11_0267_Form Material_Report Test Correlation Report
AD9557BCPZ	PRODUCTION
AD9557BCPZ-REEL7	PRODUCTION

This is the most up-to-date revision of the Data Sheet.

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Hardware Ecosystem

Parts	Product Life Cycle	Description
Clock ICs 4
AD9512	RECOMMENDED FOR NEW DESIGNS	1.2 GHz Clock Distribution IC, Two 1.6 GHz Inputs, Dividers, Delay Adjust, Five Outputs
AD9513	RECOMMENDED FOR NEW DESIGNS	800 MHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9514	RECOMMENDED FOR NEW DESIGNS	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Three Outputs
AD9515	RECOMMENDED FOR NEW DESIGNS	1.6 GHz Clock Distribution IC, Dividers, Delay Adjust, Two Outputs

Fanout Buffers 5
ADCLK925	RECOMMENDED FOR NEW DESIGNS	Ultrafast SiGe ECL Clock/Data Buffers
ADCLK944	RECOMMENDED FOR NEW DESIGNS	2.5 V/3.3 V, Four LVPECL Outputs, SiGe Clock Fanout Buffer
ADCLK948	RECOMMENDED FOR NEW DESIGNS	Two Selectable Inputs, 8 LVPECL Outputs SiGe Clock Fanout Buffer
ADCLK854	RECOMMENDED FOR NEW DESIGNS	1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer
ADCLK846	RECOMMENDED FOR NEW DESIGNS	1.8 V, 6 LVDS/12 CMOS Outputs Low Power Clock Fanout Buffer
LDO Linear Regulators 1
ADP150	PRODUCTION	Ultralow Noise, 150 mA CMOS Linear Regulator
Switching Regulators & Controllers 1
ADP1829	PRODUCTION	Dual, Interleaved, Step-Down DC-to-DC Controller with Tracking