ADCLK948
Info : RECOMMENDED FOR NEW DESIGNS
searchIcon
cartIcon

ADCLK948

Two Selectable Inputs, 8 LVPECL Outputs SiGe Clock Fanout Buffer

Show More showmore-icon

Info : RECOMMENDED FOR NEW DESIGNS tooltip
Info : RECOMMENDED FOR NEW DESIGNS tooltip
Part Models 2
1ku List Price Starting From $6.15
Features
  • 2 selectable differential inputs
  • 4.8 GHz operating frequency
  • 75 fs rms broadband random jitter
  • On-chip input terminations
  • 3.3 V power supply
Additional Details
show more Icon

The ADCLK948 is an ultrafast clock fanout buffer fabricated on the Analog Devices, Inc., proprietary XFCB3 silicon germanium (SiGe) bipolar process. This device is designed for high speed applications requiring low jitter.

The device has two selectable differential inputs via the IN_SEL control pin. Both inputs are equipped with center tapped, differential, 100 Ω on-chip termination resistors. The inputs accept dc-coupled LVPECL, CML, 3.3 V CMOS (single-ended), and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREFx pin is available for biasing ac-coupled inputs.

The ADCLK948 features eight full-swing emitter coupled logic (ECL) output drivers. For LVPECL (positive ECL) operation, bias VCC to the positive supply and VEE to ground. For ECL operation, bias VCC to ground and VEE to the negative supply.

The output stages are designed to directly drive 800 mV each side into 50 Ω terminated to VCC -2V for a total differential output swing of 1.6V.

The ADCLK948 is available in a 32-lead LFCSP and specified for operation over the standard industrial temperature range of −40°C to +85°C.

APPLICATIONS

  • Low jitter clock distribution
  • Clock and data signal restoration
  • Level translation
  • Wireless communications
  • Wired communications
  • Medical and industrial imaging
  • ATE and high performance instrumentation
Part Models 2
1ku List Price Starting From $6.15

close icon

Documentation

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
ADCLK948BCPZ
  • HTML
  • HTML
ADCLK948BCPZ-REEL7
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Dec 3, 2015

- 15_0255

ADCLK9xx die change

ADCLK948BCPZ

PRODUCTION

ADCLK948BCPZ-REEL7

PRODUCTION

Nov 10, 2014

- 14_0047

Conversion of 5x5mm body Size LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to Amkor Philippines.

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Dec 3, 2015

- 15_0255

arrow down

ADCLK9xx die change

ADCLK948BCPZ

PRODUCTION

ADCLK948BCPZ-REEL7

PRODUCTION

Nov 10, 2014

- 14_0047

arrow down

Conversion of 5x5mm body Size LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to Amkor Philippines.

Software & Part Ecosystem

Evaluation Kits 1

Tools & Simulations 2

Reference Designs 1

ADF4351 PLL Connected to ADCLK948 Fanout Buffer

Increasing the Number of Outputs from a Clock Source Using Low Jitter LVPECL Fanout Buffers

zoomopens a dialog

CN0294

Increasing the Number of Outputs from a Clock Source Using Low Jitter LVPECL Fanout Buffers

CN0294

Circuits from the lab

tooltip Info:Circuits from the lab
Increasing the Number of Outputs from a Clock Source Using Low Jitter LVPECL Fanout Buffers

Features and Benefits

  • Integrated PLL and VCO
  • Low Jitter fanout buffer
  • LVPECL Outputs
View Detailed Reference Design external link

Recently Viewed