AD9171
Dual, 16-Bit, 6.2 GSPS RF DAC with Single Channelizer
Top
Overview
Features and Benefits
- Supports single-band wireless applications
- 1 complex data input channel per RF DAC
- 516 MSPS maximum complex input data rate per input channel
- 1 independent NCO per input channel
- Proprietary, low spurious and distortion design
- 2-tone IMD = −83 dBc at 1.8 GHz, −7 dBFS/tone RF output
- SFDR < −80 dBc at 1.8 GHz, −7 dBFS RF output
- Flexible 8-lane, 15.4 Gbps JESD204B interface
- Supports single-band use cases
- Supports 12-bit high density mode for increased data throughput
- Multiple chip synchronization
- Supports JESD204B Subclass 1
- Selectable interpolation filter for a complete set of input data rates
- 2×, 3×, 4×, and 6× configurable data channel interpolation
- 6× and 8× configurable final interpolation
- Final 48-bit NCO that operates at the DAC rate to support frequency synthesis up to 3.1 GHz
- Transmit enable function allows extra power saving and downstream circuitry protection
- High performance, low noise PLL clock multiplier
- Supports 6.2 GSPS DAC update rate
- Observation ADC clock driver with selectable divide ratios
- Low power
- 1.45 W at 6 GSPS, single-channel mode
- 10 mm × 10 mm, 144-ball BGA_ED with metal enhanced thermal lid, 0.80 mm pitch
Product Details
The AD9171 is a high performance, dual, 16-bit digital-to-analog converter (DAC) that supports DAC sample rates to 6.2 GSPS. The device features an 8-lane, 15.4 Gbps JESD204B data input port, a high performance, on-chip DAC clock multiplier, and digital signal processing capabilities targeted at single-band direct to radio frequency (RF) wireless applications.
The AD9171 features one complex data input channels per RF DAC. Each data input channel includes a configurable gain stage, an interpolation filter, and a channel numerically controlled oscillator (NCO) for flexible, frequency planning. The device supports up to a 516 MSPS complex data rate per input channel.
The AD9171 is available in a 144-ball BGA_ED package.
PRODUCT HIGHLIGHTS
- Supports one complex data input channel per RF DAC at a maximum complex input data rate of 513 MSPS with 12-bitresolution and 516 MSPS with 16-bit resolution options. There is one independent NCO per input channel.
- Low power dual converter decreases the amount of power consumption needed in high bandwidth and multichannel applications.
APPLICATIONS
- Wireless communications infrastructure
- Single-band base station radios
- Instrumentation, automatic test equipment (ATE)
Product Categories
Markets and Technologies
Product Lifecycle
Recommended for New Designs
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
Evaluation Kits (2)
Documentation & Resources
-
AD917x API Specification (Rev. 1.1)7/18/2017
-
AD917x Evaluation Board User Guide7/12/2017WIKI
Tools & Simulations
IBIS Model
IBS
AD9171 IBIS Model
147.58 K
S-Parameter
ZIP
AD9171 S-Parameters
115.58 K
Design Tool
DAC Companion Transport Layer RTL Code Generator (Rev. 1.0)
These command line executable tool generates a Verilog module which implements the JESD204 transmitter transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.
JESD204x Frame Mapping Table Generator
The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.
ADIsimPLL™
ADIsimPLL enables the rapid and reliable evaluation of new high performance PLL products from ADI. It is the most comprehensive PLL Synthesizer design and simulation tool available today. Simulations performed include all key non-linear effects that are significant in affecting PLL performance. ADIsimPLL removes at least one iteration from the design process, thereby speeding the design- to-market.
AD917X Remote Evaluation Tool
This tool gives users access to a live evaluation board in an Analog Devices lab, connected to a Keysight PXA spectrum analyzer and an ADS8-V1EBZ. The user is able to run tests on this remote lab bench to evaluate the AD9171/2/3 performance at any time, day or night. It is a great way to check performance of the product before and after purchase of an evaluation board, as well as to compare performance to a user-designed board.
Product Recommendations
AD9171 Companion Parts
Design Resources
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal.View our quality and reliability program and certifications for more information.
| Part Number | Material Declaration | Reliability Data | Pin/Package Drawing | CAD Symbols, Footprints & 3D Models |
|---|---|---|---|---|
| AD9171BBPZ | Material Declaration | Reliability Data | 144 ball (10x10x1.71 w/6.6 mm EP) | |
| AD9171BBPZRL | Material Declaration | Reliability Data | 144 ball (10x10x1.71 w/6.6 mm EP) | |
| Wafer Fabrication Data |
PCN-PDN Information
Select a model from the dropdown below to subscribe to PCN/PDN notifications and view past notifications as well.
Support & Discussions
AD9171 Discussions
Coexistance of AD9083evd and AD9174evd on zcu102
9 week(s) ago in FPGA Reference Designs
Sample & Buy
Ordering FAQs
See our Ordering FAQs for answers to questions about online orders, payment options and more.
Buy Now Pricing
(**) Displayed Buy Now Price and Price Range is based on small quantity orders.
List Pricing
(*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.
Lead Times
Please see the latest communication from our CCO regarding lead times.
Sampling
A Sample link will be shown above, next to the part, only for parts that are included in our sample program. Selecting the Sample button will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.
Evaluation Boards
Pricing displayed is based on 1-piece.
Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.