• JESD204B (Subclass 1) coded serial digital outputs
    • Support for lane rates up to 16 Gbps per lane
  • 2 W total power at 3 GSPS (default settings)
  • Performance at −2 dBFS amplitude, 2.6 GHz input
    • SFDR = 70 dBFS
    • SNR = 57.2 dBFS
  • Performance at −9 dBFS amplitude, 2.6 GHz input
    • SFDR = 78 dBFS
    • SNR = 59.5 dBFS
  • Integrated input buffer
  • Noise density = −152 dBFS/Hz
  • 0.975 V, 1.9 V, and 2.5 V dc supply operation
  • 9 GHz analog input full power bandwidth (−3 dB)
  • Amplitude detect bits for efficient AGC implementation
  • 4 integrated digital downconverters
    • 48-bit NCO
    • 4 cascaded half-band filters
  • Phase coherent NCO switching
  • Up to 4 channels available
  • Serial port control
    • Integer clock with divide by 2 and divide by 4 options
    • Flexible JESD204B lane configurations
  • On-chip dither


The AD9699 is a single, 14-bit, 3 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This product is designed to support applications capable of direct sampling wide bandwidth analog signals of up to 5 GHz. The −3 dB bandwidth of the ADC input is 9 GHz. The AD9699 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.

The ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. The ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. The analog input and clock signals are differential inputs. The ADC data outputs are internally connected to four digital down-converters (DDCs) through a crossbar multiplexer (mux). Each DDC consists of up to five cascaded signal processing stages: a 48-bit frequency translator (numerically controlled oscillator (NCO)), and up to four half-band decimation filters. The NCO has the option to select preset bands over the general-purpose input/output (GPIO) pins, which enables the selection of up to three bands. Operation of the AD9699 between the DDC modes is selectable via serial peripheral interface (SPI)-programmable profiles.

In addition to the DDC blocks, the AD9699 has several functions that simplify the automatic gain control (AGC) function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect control bits in Register 0x0245 of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input. In addition to the fast detect outputs, the AD9699 also offers signal monitoring capability. The signal monitoring block provides additional information about the signal being digitized by the ADC.

The user can configure the Subclass 1 JESD204B-based high speed serialized output in a variety of one-lane, two-lane, four-lane, and eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multi-device synchronization is supported through the SYSREF± and SYNCINB± input pins.

The AD9699 has flexible power-down options that allow significant power savings when desired. All of these features can be program-med using a 3-wire SPI.

The AD9699 is available in a Pb-free, 12 mm × 12 mm, 196-ball BGA and is specified over the −40°C to +85°C ambient temperature range. This product is protected by a U.S. patent.

Note that throughout this data sheet, multifunction pins, such as FD/GPIO_A0, are referred to either by the entire pin name or by a single function of the pin, for example, FD, when only that function is relevant.


  1. Wide, input −3 dB bandwidth of 9 GHz supports direct RF sampling of signals up to about 5 GHz.
  2. Four integrated, wideband decimation filter and NCO blocks supporting multiband receivers.
  3. Fast NCO switching enabled through the GPIO pins.
  4. An SPI controls various product features and functions to meet specific system requirements.
  5. Programmable fast overrange detection and signal monitoring.
  6. On-chip temperature diode for system thermal management.
  7. 12 mm × 12 mm, 196-ball BGA.



  • Diversity multiband and multimode digital receivers
  • Electronic test and measurement systems
  • Phased array radar and electronic warfare
  • DOCSIS 3.0 CMTS upstream receive paths
  • HFC digital reverse path receivers

製品ライフサイクル icon-recommended 新規設計にお薦めします


評価キット (2)


IBIS Models



Virtual Eval (仮想評価、ベータ版)


Companion Transport Layer RTL Code Generator Tool (Rev. 1.0)

This command line executable tool generates a Verilog module which implements the JESD204 receive transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.

JESD204x Frame Mapping Table Generator

The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.


AD9699 互換製品

推奨製品 Clock Distribution Device

推奨製品 RF Amplifiers

推奨製品 クロック生成デバイス


ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well.  "Zero defects" for shipped products is always our goal.



価格は1個当たりの米ドルで、米国内における販売価格(FOB)で表示されておりますので、予算のためにのみご使用いただけます。 また、その価格は変更 されることがあります。米国以外のお客様への価格は、輸送費、各国の税金、手数料、為替レートにより決定されます。価格・納期等の詳細情報については、弊社正規販売代理店または担当営業にお問い合わせください。なお、 評価用ボードおよび評価用キットの表示価格は1個構成としての価格です。






評価用ボード 表示されている価格は、1個あたりの価格です。
価格は1個当たりの米ドルで、米国内における販売価格(FOB)で表示されておりますので、予算のためにのみご使用いただけます。 また、その価格は変更されることがあります。米国以外のお客様への価格は、輸送費、各国の税金、手数料、為替レートにより決定されます。価格・納期等の詳細情報については、弊社正規販売代理店または担当営業にお問い合わせください。なお、 評価用ボードおよび評価用キットの表示価格は1個構成としての価格です。