ADSP-BF522C
Low Power Blackfin Processor with Advanced Peripherals and Embedded Stereo Audio CODEC
Show More
Not the part you were looking for?
3
223 kBB
IBIS Model
ADSP-BF522/BF524/BF526 1.8/2.5/3.3 V I/O Blackfin Processor IBIS Datafile 12x12 289-Ball CSP BGA Package (10/2009)
225 kBB
BSDL Model File
ADSP-BF522C/BF524C/BF526C Blackfin Processor BSDL File 289-Ball CSP BGA Package (06/2010)
18 kBB
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- Lockbox™ Secure Technology: Hardware-enabled security for code and content protection.
- Blackfin Processor Core with up to 400 MHz (800 MMACS) performance
- 2 dual-channel, full-duplex synchronous serial ports supporting 8 stereo I2S channels
- 12 peripheral DMA channels supporting one- and two-dimensional data transfers
- NAND Flash Controller with 8-Bit interface for commands, addresses and data.
- Low Processor Standby Power; ~1mA Deep Sleep, ~50uA Hibernate
- Connectivity: Host DMA Port, UART’s, SPORT’s, SPI and TWI.
- Memory controller providing glue-less connection to multiple banks of external SDRAM, SRAM, Flash, or ROM
- 289-ball, 12x12 mm, 0.5 mm pitch mini-BGA (Commercial temperature range 0°C to +70°C)
- Supports an embedded low power stereo CODEC for space constrained audio applications
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The ADSP-BF522C Blackfin Processor combines high performance, power efficiency and system integration to enable highly optimized designs without compromises. With built-in peripheral selectivity the BF522C provides the greatest flexibility for today’s most demanding convergent signal processing applications.
For battery powered applications that either enhance the multimedia experience or deliver a full Mobile TV implementation, the ADSP-BF522C represents the ideal solution to release design innovation.
IP protection has become a necessary part of today’s embedded computing applications. The ADSP-BF522C provides a security scheme which balances flexibility and upgradeability with performance through the inclusion of a firmware-based solution including OTP (One Time Programmable) memory to enable users to implement private keys for secure access to program code.
For space constrained audio applications the ADSP-BF522C supports an embedded low power stereo audio CODEC.
3
223 kBB
IBIS Model
ADSP-BF522/BF524/BF526 1.8/2.5/3.3 V I/O Blackfin Processor IBIS Datafile 12x12 289-Ball CSP BGA Package (10/2009)
225 kBB
BSDL Model File
ADSP-BF522C/BF524C/BF526C Blackfin Processor BSDL File 289-Ball CSP BGA Package (06/2010)
18 kBB
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
ADSP-BF522C
Documentation
Filters
1 Applied
-
All
-
Application Note
-
Data Sheet
-
Processor Manual
-
Integrated Circuit Anomaly
-
Emulator Manual
-
Informational
-
Product Highlight
-
Software Manual
-
User Guide
-
Technical Articles
-
All
-
English
-
Chinese
-
Japanese
Data Sheet
2
ADSP-BF522C/ADSP-BF523C/ADSP-BF524C/ADSP-BF525C/ADSP-BF526C/ADSP-BF527C Blackfin Embedded Processor Data Sheet (Rev.A)
Application Note
68
306 kB
Processor Manual
3
HTML
Integrated Circuit Anomaly
1
Emulator Manual
6
Informational
2
HTML
HTML
Product Highlight
3
2098 kB
Software Manual
11
User Guide
3
Technical Articles
1
HTML
Documentation
Data Sheet 1
User Guide 2
Application Note 48
EE-257: A Boot Compression/Decompression Algorithm for Blackfin® Processors (Rev.1)
EE-269: A Beginner’s Guide to Ethernet 802.3 (Rev.1)
EE-110: A Quick Primer on ELF and DWARF File Formats
EE-271: Using Cache Memory on Blackfin® Processors (Rev.2)
EE-308: Estimating and Optimizing Booting Time for Blackfin® Processors (Rev.1)
EE-294: Energy-Aware Programming on Blackfin Processors (Rev.1)
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
EE-347: Formatted Print to a UART Terminal with Blackfin® Processors (Rev.3)
EE-185: Fast Floating-Point Arithmetic Emulation on Blackfin® Processors (Rev.4)
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev.14)
EE-281: Hardware Design Checklist for the Blackfin® Processors (Rev.2)
EE-341: Expert Pin Multiplexing Plug-in for Blackfin® Processors (Rev.3)
EE-311: VisualDSP++® Flash Programmer API for Blackfin® Processors (Rev.1)
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev.1)
EE-344: Using the NAND Flash Controller on Blackfin Processors (Rev.1)
EE-301: Video Templates for Developing Multimedia Applications on Blackfin® Processors (Rev.1)
EE-334: Using Blackfin® Processor Hibernate State for Low Standby Power (Rev.1)
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)
EE-324: System Optimization Techniques for Blackfin® Processors (Rev.1)
EE-303: Using VisualDSP++® Thread-Safe Libraries with a Third-Party RTOS (Rev.1)
EE-192: Using C To Create Interrupt-Driven Systems On Blackfin® Processors
EE-149: Tuning C Source Code for the Blackfin® Processor Compiler
EE-276: Video Framework Considerations for Image Processing on Blackfin® Processors (Rev.1)
EE-304: Using the Blackfin® Processor SPORT to Emulate a SPI Interface (Rev.1)
EE-339: Using External Switching Regulators with Blackfin® Processors (Rev.1)
EE-309: Power Mode Transition Times of Blackfin® Processors (Rev.1)
EE-350: Seamlessly Interfacing MEMS Microphones with Blackfin Processors (Rev.1)
EE-104: Setting Up Streams with the VisualDSP Debugger
EE-236: Real-Time Solutions Using Mixed-Signal Front-End Devices with the Blackfin® Processor (Rev.1)
EE-183: Rational Sample Rate Conversion with Blackfin® Processors (Rev.5)
EE-306: PGO Linker - A Code Layout Tool for Blackfin Processors (Rev.1)
EE-234: Interfacing T1/E1 Transceivers/Framers to Blackfin® Processors via the Serial Port (Rev.1)
EE-337: Host DMA Port on ADSP-BF52x and ADSP-BF54x Blackfin® Processors (Rev.1)
EE-325: Interfacing Atmel Fingerprint Sensor AT77C104B with Blackfin® Processors (Rev.1)
EE-302: Interfacing ADSP-BF53x Blackfin® Processors to NAND FLASH Memory (Rev.1)
EE-323: Implementing Dynamically Loaded Software Modules (Rev.1)
EE-333: Interfacing Blackfin® Processors to Winbond W25X16 SPI Flash Devices (Rev.1)
EE-335: Interfacing SD Cards with Blackfin Processors (Rev.1)
EE-213: Host Communication via the Asynchronous Memory Interface for Blackfin® Processors (Rev.2)
EE-307: Blackfin® Processor Troubleshooting Tips Using VisualDSP++® Tools (Rev.1)
EE-235: An Introduction to Scripting in VisualDSP++® (Rev.1)
EE-197: ADSP-BF531/532/533 Blackfin® Processor Multi-cycle Instructions and Latencies
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev.10)
EE-112: Class Implementation in Analog C++
EE-326: Blackfin® Processor and SDRAM Technology (Rev.2)
EE-312: Building Complex VDK/LwIP Applications Using Blackfin® Processors (Rev.2)
EE-204: Blackfin® Processor SCCB Software Interface for Configuring I2C® Slave Devices (Rev.2)
EE-340: Connecting SHARC® and Blackfin® Processors over SPI (Rev.1)
Technical Articles 1
Processor Manual 3
Product Highlight 2
Software Manual 11
VisualDSP++® 5.0 Users Guide (Rev.3.0)
VisualDSP++® 5.0 Quick Installation Reference Card (Rev.3.1)
VisualDSP++® 5.0 Licensing Guide (Rev.1.4)
VisualDSP++® 5.0 Device Drivers and System Services Manual for Blackfin Processors (Rev.4.3)
VisualDSP++® 5.0 C/C++ Compiler and Library Manual for Blackfin Processors (Rev.5.4)
VisualDSP++® 5.0 Loader and Utilities Manual (Rev.2.5)
VisualDSP++® 5.0 Product Release Bulletin (Rev.3.0)
VisualDSP++® 5.0 Assembler and Preprocessor Manual (Rev.3.4)
VisualDSP++® 5.0 Getting Started Guide (Rev.3.0)
VisualDSP++® 5.0 Kernel (VDK) Users Guide (Rev.3.5)
VisualDSP++® 5.0 Linker and Utilities Manual (Rev.3.5)
Emulator Manual 3
Integrated Circuit Anomaly 1
Informational 1
Product Highlight 2
Legacy Evaluation Kit Manual 1
Product Selection Guide 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| ADSP-BF522KBCZ-3C2 |
289-Ball CSPBGA (12mm x 12mm x 1.26mm)
|
|
|
| ADSP-BF522KBCZ-4C2 |
289-Ball CSPBGA (12mm x 12mm x 1.26mm)
|
|
- ADSP-BF522KBCZ-3C2
- Pin/Package Drawing
-
289-Ball CSPBGA (12mm x 12mm x 1.26mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
- ADSP-BF522KBCZ-4C2
- Pin/Package Drawing
-
289-Ball CSPBGA (12mm x 12mm x 1.26mm)
- Documentation
-
HTML
Material Declaration
-
HTML
Reliablity Data
- CAD Symbols, Footprints, and 3D Models
-
Ultra Librarian
-
SamacSys
Software & Part Ecosystem
Software & Tools Anomaly
Middleware
Lightweight TCP/IP (lwIP) Stack
Software Development Tools
CrossCore® Embedded Studio
Looking for Evaluation Software? You can find it here
Evaluation Kits 4
EMULATOR-ADSP
Low Cost ICE-1000 and High Performance ICE-2000 USB-based JTAG Emulators
Features and Benefits
- JTAG/SWD support for Blackfin, Blackfin+, SHARC and multi-core SHARC+ with ARM
- Plug-n-Play, USB 2.0 compliant
- USB bus-powered device
- Windows® 8.1, Window 7 compatible
- Multiple processor I/O voltage support: 1.8V, 2.5V, and 3.3V
- Multiprocessor support
- JTAG/SWD clock operation of 5 MHz on the ICE-1000
- JTAG/SWD clock operation up to 46 MHZ on the ICE-2000
- Multi-colored LED for enhanced status indication
- Software controlled target reset to support remote debug
Product Detail
New debug feature added for the ICE-1000/ICE-2000:
- Coresight Serial Wire Debug (SWD)
EMULATOR-USB & HP USB ICE
USB-Based Emulator and High Performance USB-Based Emulator
Features and Benefits
- Full speed USB 1.1 interface enabling download speeds of up to 150 KB/Sec (ADZS-USB-ICE) or High speed USB 2.0 interface enabling download speeds of up to 1.5MB/sec (ADZS-HPUSB-ICE)
- Background Telemetry Channel (BTC) support enabling non-intrusive data exchange at up to 2.0 MB/sec (ADZS-HPUSB-ICE only)
- 1.8V, 2.5V, and 3.3V compliant and tolerant
- Support for all ADI JTAG processors and DSPs
- 5V tolerant and 3.3V compliant for 5V processors and DSPs
- Multiprocessor support
- 14-pin JTAG connector
- 3-meter USB cable for difficult-to-reach targets
- CE-certified
Product Detail
The plug-and-play architecture of USB allows the emulators to be automatically detected and configured by the host operating system. It can also be connected to and disconnected from the host without opening the PC or turning off the power to the PC. A 3-meter cable is included to connect the emulators to the host PC, thus providing abundant accessibility to hard to reach targets.
The HP USB-based emulator also supports the Background
Telemetry Channel (BTC), a non-intrusive method
for exchanging data between the host and target
application without affecting the target system's
real-time characteristics.
Part Number:
USB-Based Emulator
Part Number: ADZS-USB-ICE
High Performance USB-Based Emulator
Part Number: ADZS-HPUSB-ICE
Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support
For additional information, contact your local Analog Devices Sales Office or Distributor.
Resources
EVAL-BFSHUSB-EZEXT
The USB extender board is a low-cost, plug-on extender for EZ-Boards. This extender extends the capabilities of the evaluation system by providing a connection between the asynchronous memory bus of the Blackfin or SHARC processor and a USB 2.0 device. For information about compatible EZ-Board products, see the processors family's Software and Tools page.
Features and Benefits
- ADSP-21469: 176-pin LQFP package, 25 MHz CLKIN oscillator
- ADSP-21479: 196-pin BGA package, 16.625 MHz CLKIN oscillator
- ADSP-21489: 176-pin LQFP package, 25 MHz CLKIN oscillator
- Flash Memory: 4 M x 8-bit, Numonyx
- SDRAM Memory: 16Mb x16 bit, Micron MT48LC16M16A2P-6A
- Asynch SRAM: 1M x16 bit, ISSI IS61WV102416BLL-10TLI
- SPI Memory: 16 Mbit
- Analog Audio: AD1939 Codec
- SPDIF: RCA phone jacks
- Temp Sensor: ADM1032 Two Wire Sensor
- UART: ADM3202 RS-232 line driver/receiver
- Power Supply: 5V @ 3.6 Amps
- LEDs: 10 LEDs: 1 power (green), 1 board reset (red), and 8 general purpose (amber)
- Push Buttons: (5) push buttons: (1) reset, (2) connected to DAI, (2). IRQ/Flag
- SHARC Expansion Interface II: AMI, Flags/IRQs, DAI, DPI, PWR_IN, 3.3V, GND
- Other Features: Standalone Debug Agent Interface, RTC (Real Time Clock) implementation, Shift Register Interface, MP JTAG IN and OUT Connectors, 0-ohm resistors for DSP current measurement, CE compliant
Product Detail
Ordering Information:
Part number: ADZS-BFSHUSB-EZEXT
CROSSCORE® Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support
Resources
