Host DMA Port on ADSP-BF52x and ADSP-BF54x Blackfin® Processors

Contributed by Gurudath Vasanth and Jayanti Addepalli

Rev 1 – May 6, 2008

Introduction

The Host DMA Port on ADSP-BF52x and ADSP-BF54x Blackfin® processors allows a host device external to the Blackfin processor to master DMA transactions in both directions. This EE-Note discusses details of using this port and provides example code for the different modes of operation. The Host DMA Port peripheral on ADSP-BF52x and ADSP-BF54x processors is functionally the same; differences have been summarized in Appendix A.

Key Host DMA Port Features

- Allows an external host to configure and control DMA read/write data transfers and read port status.
- Uses a flexible asynchronous memory protocol
- 8/16-bit external data interface to host device
- Little/big endian data transfer
- Internal FIFO holds sixteen 32-bit words on ADSP-BF54x and sixteen 16-bit words on ADSP-BF52x processors
- Half-duplex communication
- Provides a mechanism for DMA bandwidth control

Host DMA Port Signals

<table>
<thead>
<tr>
<th>Pin</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HOST_CE/</td>
<td>Input</td>
<td>Chip enable for Host DMA Port</td>
</tr>
<tr>
<td>HOST_WR/</td>
<td>Input</td>
<td>Write strobe</td>
</tr>
<tr>
<td>HOST_RD/</td>
<td>Input</td>
<td>Read strobe</td>
</tr>
<tr>
<td>HOST_ACK</td>
<td>Output</td>
<td>Flow control pin, termed as HRDY in acknowledge mode and FRDY in interrupt mode</td>
</tr>
<tr>
<td>HOST_ADDR</td>
<td>Input</td>
<td>Address pin</td>
</tr>
<tr>
<td>&lt;15:0&gt;</td>
<td>Input/Output</td>
<td>16-bit data port access</td>
</tr>
</tbody>
</table>

Table 1. HOSTDP signals

HOSTDP Configuration

The Host DMA Port on the Blackfin processor must be configured by a host before data transfer. The host must poll the ALLOW_CONFIG bit in the HOST_STATUS register and ensure that this bit is set before initiating the configuration. The bit being set means that the slave is ready for configuration.

Seven 16-bit configuration words must be written in the following order.

1. HOST_CONFIG: describes the transfer flow (auto buffer mode or stop mode), DMA mode (1-D or 2-D), and DMA direction (read or write operation)
2. **START_ADDR.L**: Lower 16-bit start address – can be any valid internal or external memory

3. **START_ADDR.H**: Higher 16-bit start address – can be any valid internal or external memory

4. **XCOUNT**

5. **XMODIFY**

6. **YCOUNT**

7. **YMODIFY**

The amount of data moved between the host processor and the Host DMA Port (HOSTDP) should be a multiple of FIFO depth.

On ADSP-BF54x processors, the DMA bus of HOSTDP is 32 bits wide, but the data bus is either 8 or 16 bits wide. For consecutive memory reads/writes, the **MODIFY** value must be equal to 4.

Similarly, on ADSP-BF52x processors, the DMA bus of HOSTDP is 16 bits wide, but the data bus is either 8 or 16 bits wide. For consecutive memory reads/writes, the **MODIFY** value must be equal to 2. The **COUNT** values also must be changed accordingly.

For example, for a 1-D write of 256 8-bit words to the HOSTDP on an ADSP-BF54x processor, **XCOUNT** would be equal to 64 and **XMODIFY** would be equal to 4.

**Figure 1** and **Figure 2** show logic analyzer plots of configuration for 16-bit host read transfers in acknowledge mode and 8-bit host write transfers in interrupt mode, respectively. If the HOSTDP is configured for 8-bit transfers, the host processor should send both bytes of a 16-bit configuration word.

The HOSTDP module does not forward descriptors to the DMA channel until it has received all seven configuration words. So, even if 1-D DMA mode is selected in **HOST_CONFIG**, it is necessary to send the **YCOUNT** and **YMODIFY** values (both 0 for 1-D DMA) to complete the HOSTDP configuration.

---

**Figure 1. HOSTDP configuration for 16-bit host-read operation in acknowledge mode**
HOSTDP Transactions

There are four types of HOSTDP transactions. Each type of access is based on HOST_ADDR and whether the HOST_RD or HOST_WR signal is asserted. The different transactions are tabulated in Table 2.

<table>
<thead>
<tr>
<th>HOST_ADDR</th>
<th>/HOST_RD</th>
<th>/HOST_WR</th>
<th>/HOST_CE</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>HOST read operation</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>HOST write operation</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>HOST_STATUS register read operation</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>HOST write configuration or control command</td>
</tr>
</tbody>
</table>

Table 2. HOSTDP transactions

HOSTDP Modes of Operation

There are two modes of flow control for the HOSTDP - interrupt mode and acknowledge mode. The HOST_ACK signal provides flow control between the host and the Blackfin processor, and is named differently, depending upon the mode of operation (Refer to Table 1). The flow control mode is configured by the slave processor when enabling the HOSTDP in the HOST_CONTROL register.

Interrupt Mode

In interrupt mode, a transition from high to low on the FRDY line indicates the FIFO status – FIFO empty in the case of host-write operations, and FIFO full in the case of host-read operations. The host is expected to transmit/receive FIFO depth number of words on this transition.

Figure 3 shows an interface of HOSTDP with a host ADSP-BF537 processor. The corresponding code is given with the associated software for this EE-Note.

The Asynchronous Memory Interface of the ADSP-BF537 is connected to the HOSTDP. AMS3/ signal is connected to HOST_CE/. ARE/ is connected to HOST_RD/, and AWE/ is connected to HOST_WR/. FRDY is connected to a GPIO (PG13), which is configured to interrupt on a falling edge.
FIFO depth number of words are read/written from/to HOSTDP in the interrupt service routine. The reads/writes are done from/to address on Asynchronous Memory Bank 3, such that the address line (A11), which is connected to HOST_ADDR of the slave, is kept low during the data transfers. When writing configuration words or when reading HOSTDP status, this line must be maintained high.

Figure 4 shows a logic analyzer plot for 16-bit host-write operation, and Figure 5 shows the same for 16-bit host-read operation.

For host configuration writes or HOST_STATUS register reads, FRDY is not used for flow control.
**Acknowledge Mode**

In acknowledge mode, the **HRDY** signal is used to insert wait states to a read/write cycle. This mode is intended for use with host processors that support insertion of wait states through an external signal. On Blackfin processors, this signal is called **ARDY**. Figure 6 shows the interface of HOSTDP with an ADSP-BF537 processor.

The Asynchronous Memory Interface of ADSP-BF537 processor is connected to the HOSTDP. The **AMS3/** signal is connected to **HOST_CE/**. **ARE/** is connected to **HOST_RD/**, and **AWE/** is connected to **HOST_WR/**. **HRDY** is connected to **ARDY**; a 4.7-Kohm pull-up resistor is used on this line. The reads/writes are done to any address of Asynchronous Memory Bank 3. The address is chosen in such a way that the address line (A11), which is connected to **HOST_ADDR** of the slave, is kept low during the data transfers. When writing configuration words or when reading HOSTDP status, this line must be maintained high.

Read/write accesses are done continuously by the host in this mode. When HOSTDP is unable to service read/write requests by the host because of the FIFO being empty/full, it inserts additional wait states by de-asserting **HRDY**. **HRDY** remains low for a period of **tDRDYRD** for every read pulse and for a period of **tDRDYYWR** for every write pulse. Refer to the data sheet[4] for timing specifications. If the FIFO is empty for a read access or full for a write access, **HRDY** remains de-asserted until the request is serviced.

---

**Figure 6. Interface of HOSTDP with ADSP-BF537 processor in acknowledge mode**

**Figure 7. Host-write operation for 16-bit transfers in acknowledge mode**
**Control Commands**

The host can send control commands to the Blackfin slave processor. Table 3 lists these commands.

The **HOST_IRQ** command provides a mechanism for the host to interrupt the HOSTDP on the Blackfin processor. When the host writes this command, the **HIRQ** bit in the **HOST_STATUS** register is set and the HOSTDP status interrupt is triggered.

The DMA Finish command provides a mechanism to terminate the DMA activity on the HOSTDP.

**Table 3. Control commands**

<table>
<thead>
<tr>
<th>HOST Data (HD7-HD0)</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>b# 000111xx</td>
<td>HOST_IRQ</td>
</tr>
<tr>
<td>b# 001011xx</td>
<td>DMA Finish</td>
</tr>
<tr>
<td>b# 001111xx to 111111xx</td>
<td>Ignored</td>
</tr>
</tbody>
</table>

A control command is sent the same way as a configuration word (that is, by keeping the **HOST_ADDR** line high). When the HOSTDP is waiting for configuration, control commands should not be sent. They would be misinterpreted as configuration words. It is recommended that the host ensures that the **ALLOW_CONFIG** bit in the **HOST_STATUS** register is cleared before issuing any command.

**Appendix A**

Table 4 lists differences between the Host DMA Port on ADSP-BF52x and ADSP-BF54x processors.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>ADSP-BF52x Processors</th>
<th>ADSP-BF54x Processors</th>
</tr>
</thead>
<tbody>
<tr>
<td>FIFO size</td>
<td>16- x 16-bit words</td>
<td>16- x 32-bit words</td>
</tr>
<tr>
<td>DMA bus width</td>
<td>16 bits</td>
<td>32 bits</td>
</tr>
<tr>
<td>Interrupts</td>
<td>Separate interrupt for read and write operation. Bit 15 of the <strong>HOST_STATUS</strong> register describes this.</td>
<td>Common interrupt for both read and write operation.</td>
</tr>
</tbody>
</table>

**Table 4. Differences in Host DMA Port on ADSP-BF52x and ADSP-BF54x processors**
References


Document History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev 1 – May 6, 2008 by Gurudath Vasanth and Jayanti Addepalli</td>
<td>Initial release</td>
</tr>
</tbody>
</table>