ADSP-21368
High-Performance 32-bit Floating-Point SHARC Processor for Professional Audio Applications
Show More
Not the part you were looking for?
7
B
BSDL Model File
ADSP-2136x SHARC Processor BSDL File 144 Pin LQFP Package (09/2007)
15 kBB
BSDL Model File
ADSP-2136x SHARC Processor BSDL File 136 Pin MBGA Package (09/2007)
15 kBB
BSDL Model File
ADSP-21368 SHARC Processor BSDL File 256 ball SBGA Package PrA, (01/2006)
B
BSDL Model File
ADSP-2136x: 144 pin LQFP Package
B
IBIS Model
ADSP-21367/8/9 IBIS Model (208-pin LQFP Package)
208.05 KB
IBIS Model
ADSP-21367/8/9 IBIS Model (256 PIN SBGA package)
211.08 KB
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
Features
- 400MHz SIMD SHARC Core, capable of 2.4 GFLOPS peak performance
- 2Mbits SRAM; 6 Mbits customer-definable ROM
- High bandwidth, 32-bit external memory interface supporting glue-less interface to SDRAM, SRAM, and FLASH
- Digital Audio Interface (DAI) enabling user-definable access to system peripherals including 8 serial ports (SPORTs), S/PDIF Tx/Rx, 8-channel asynchronous sample rate converter, and 4 precision clock generators.
- Hardware support for shared external memory
- Digital Peripheral Interface (DPI) enabling user-definable access to system peripherals including 2 SPI-compatible ports, 2 UARTs, 3 full-featured timers, and a two-wire interface compliant to the I2C standard.
- 34 zero-overhead DMA channels
- 16 Pulse Width Modulation (PWM) channels
- 256-ball SBGA package
- Commercial and industrial temperature ranges
.svg?rev=fd385c90e2cf4716ae9a8c8d20e6b8e3&la=en&h=24&w=24&hash=A302DF48F94BAAA11877AF223F27157A){kind=icon}
The third generation of SHARC® Processors offers increased performance, audio and application-focused peripherals, and new memory configurations. The ADSP-21368 increases performance to 400MHz while simplifying algorithm development with the integration of a high-bandwidth and very flexible external memory interface. The ADSP-21368 is based on a single-instruction, multiple-data (SIMD) core which supports both 32-bit fixed-point and 32-/40-bit floating point arithmetic formats and is completely code-compatible with all prior SHARC Processors allowing for maximum reuse of legacy code.
The ADSP-21368 increases the amount of on-chip memory to 2Mb SRAM and 6Mb ROM while integrating a variety of audio-specific and general purpose peripherals. Peripherals such as an all digital S/PDIF transmitter/receiver, 8-channel asynchronous sample rate converter, 8 high-speed serial ports, 4 precision clock generators, and multiple serial interfaces combine to ensure the ADSP-21368 maximizes system throughput while minimizing system bill of materials costs.
The ADSP-21368 also provides hardware support for connection multiple processors to a single, shared external memory array. The support includes:
- Distributed, on-chip arbitration for the shared external bus
- Fixed and rotating priority bus arbitration
- Bus timeout logic
- Bus lock
7
B
BSDL Model File
ADSP-2136x SHARC Processor BSDL File 144 Pin LQFP Package (09/2007)
15 kBB
BSDL Model File
ADSP-2136x SHARC Processor BSDL File 136 Pin MBGA Package (09/2007)
15 kBB
BSDL Model File
ADSP-21368 SHARC Processor BSDL File 256 ball SBGA Package PrA, (01/2006)
B
BSDL Model File
ADSP-2136x: 144 pin LQFP Package
B
IBIS Model
ADSP-21367/8/9 IBIS Model (208-pin LQFP Package)
208.05 KB
IBIS Model
ADSP-21367/8/9 IBIS Model (256 PIN SBGA package)
211.08 KB
Ask a Question
Submit your question below and we will return the best answer from ADI’s knowledge database:
Search
Other places you can find help
Support
Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.
Visit the ADI Support Page
{{modalTitle}}
{{modalDescription}}
{{dropdownTitle}}
- {{defaultSelectedText}} {{#each projectNames}}
- {{name}} {{/each}} {{#if newProjectText}}
-
{{newProjectText}}
{{/if}}
{{newProjectTitle}}
{{projectNameErrorText}}
ADSP-21368
Documentation
Filters
1 Applied
-
All
-
Application Note
-
Processor Manual
-
User Guide
-
Emulator Manual
-
Product Highlight
-
Obsolete Data Sheet
-
Integrated Circuit Anomaly
-
Software Manual
-
Data Sheet
-
All
-
English
-
Chinese
-
Japanese
Application Note
53
142 kB
306 kB
Processor Manual
6
User Guide
8
Emulator Manual
6
Product Highlight
2
1836 kB
1737 kB
Obsolete Data Sheet
2
Integrated Circuit Anomaly
1
Software Manual
11
Documentation
User Guide 4
Application Note 43
EE-110: A Quick Primer on ELF and DWARF File Formats
EE-322: Expert Code Generator for SHARC® Processors (Rev.5)
EE-332: Cycle Counting and Profiling (Rev.2)
EE-356: Emulator and Evaluation Hardware Troubleshooting Guide for CCES Users (Rev.2)
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++
EE-299: Estimating Power Dissipation for ADSP-21368 SHARC Processors
EE-355: Expert In-Circuit FLASH Programmer for SHARC® Processors (Rev.1)
EE-305: Designing and Debugging Systems with SHARC Processors (Rev.1)
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev.14)
EE-84: External Port DMA Modes of Operation for SHARC Processors (Rev.2)
EE-270: Extended-Precision Fixed-Point Arithmetic on SIMD SHARC® Processors (Rev.1)
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev.1)
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev.2)
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev.3)
EE-243: Using the Expert DAI for SHARC® Processors (Rev.7)
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev.1)
EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev.3)
EE-296: Using the UART Port Controller on SHARC® Processors (Rev.2)
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev.1)
EE-268: Programming Asynchronous Sample Rate Converters on ADSP-2136x SHARC® Processors (Rev.1)
EE-177: SHARC® SPI Slave Booting (Rev.3)
EE-329: Running FAT16 File Systems and DOS Commands on SHARC® Processors (Rev.1)
EE-104: Setting Up Streams with the VisualDSP Debugger
EE-266: Programming S/PDIF on ADSP-2136x and ADSP-21371 SHARC® Processors (Rev.2)
EE-260: Interfacing AD7865 Parallel ADCs to ADSP-2136x SHARC® Processors (Rev.1)
EE-295: Implementing Delay Lines on SHARC® Processors (Rev.1)
EE-320: Implementing an Ogg Vorbis Decoder on SHARC® Processors (Rev.1)
EE-189: Link Port Tips & Tricks For ADSP-2106x & ADSP-2116x SHARC® DSPs
EE-290: Managing the Core PLL on SHARC® Processors (Rev.5)
EE-286: Interfacing SDRAM Memories to SHARC® Processors (Rev.5)
EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs
EE-231: In-Circuit Programming of an SPI Flash with SHARC® Processors (Rev.2)
EE-323: Implementing Dynamically Loaded Software Modules (Rev.1)
EE-313: Land Pattern Compatibility Between 28x28 MQFP and LQFP Packages (Rev.1)
EE-328: Migrating from ADSP-2106x/2116x to ADSP-2126x/2136x/2137x SHARC® Processors (Rev.1)
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev.1)
EE-264: Interfacing MultiMediaCard™ with ADSP-2126x SHARC® Processors (Rev.1)
EE-223: In-Circuit Flash Programming on SHARC® Processors (Rev.2)
EE-345: Boot Kernel Customization and Firmware Upgradeability on SHARC Processors® (Rev.1)
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev.10)
EE-112: Class Implementation in Analog C++
EE-340: Connecting SHARC® and Blackfin® Processors over SPI (Rev.1)
EE-232: Configuring the Signal Routing Unit of ADSP-2126x SHARC® DSPs (Rev.1)
Processor Manual 4
Product Highlight 1
Software Manual 11
VisualDSP++® 5.0 Users Guide (Rev.3.0)
VisualDSP++® 5.0 Quick Installation Reference Card (Rev.3.1)
VisualDSP++® 5.0 C/C++ Compiler Manual for SHARC® Processors (Rev.1.5)
VisualDSP++® 5.0 Licensing Guide (Rev.1.4)
VisualDSP++® 5.0 Loader and Utilities Manual (Rev.2.5)
VisualDSP++® 5.0 Product Release Bulletin (Rev.3.0)
VisualDSP++® 5.0 Assembler and Preprocessor Manual (Rev.3.4)
VisualDSP++® 5.0 Getting Started Guide (Rev.3.0)
VisualDSP++® 5.0 Run-Time Library Manual for SHARC® Processors (Rev.1.5)
VisualDSP++® 5.0 Kernel (VDK) Users Guide (Rev.3.5)
VisualDSP++® 5.0 Linker and Utilities Manual (Rev.3.5)
Emulator Manual 3
Integrated Circuit Anomaly 1
Obsolete Data Sheet 1
Product Highlight 1
Product Selection Guide 1
Software & Part Ecosystem
Software & Tools Anomaly
Code Examples
ADSP-2136x Application Code Examples - Single Channel
ADSP-2136x Application Code Examples - Multi Channel
Software Development Tools
CrossCore® Embedded Studio
CCES is a world-class integrated development environment (IDE) for the ADI Blackfin®, SHARC® and Arm® processor families.
SigmaStudio®
Looking for Evaluation Software? You can find it here
Evaluation Kits 3
EVAL-BFSHUSB-EZEXT
The USB extender board is a low-cost, plug-on extender for EZ-Boards. This extender extends the capabilities of the evaluation system by providing a connection between the asynchronous memory bus of the Blackfin or SHARC processor and a USB 2.0 device. For information about compatible EZ-Board products, see the processors family's Software and Tools page.
Features and Benefits
- ADSP-21469: 176-pin LQFP package, 25 MHz CLKIN oscillator
- ADSP-21479: 196-pin BGA package, 16.625 MHz CLKIN oscillator
- ADSP-21489: 176-pin LQFP package, 25 MHz CLKIN oscillator
- Flash Memory: 4 M x 8-bit, Numonyx
- SDRAM Memory: 16Mb x16 bit, Micron MT48LC16M16A2P-6A
- Asynch SRAM: 1M x16 bit, ISSI IS61WV102416BLL-10TLI
- SPI Memory: 16 Mbit
- Analog Audio: AD1939 Codec
- SPDIF: RCA phone jacks
- Temp Sensor: ADM1032 Two Wire Sensor
- UART: ADM3202 RS-232 line driver/receiver
- Power Supply: 5V @ 3.6 Amps
- LEDs: 10 LEDs: 1 power (green), 1 board reset (red), and 8 general purpose (amber)
- Push Buttons: (5) push buttons: (1) reset, (2) connected to DAI, (2). IRQ/Flag
- SHARC Expansion Interface II: AMI, Flags/IRQs, DAI, DPI, PWR_IN, 3.3V, GND
- Other Features: Standalone Debug Agent Interface, RTC (Real Time Clock) implementation, Shift Register Interface, MP JTAG IN and OUT Connectors, 0-ohm resistors for DSP current measurement, CE compliant
Product Detail
Ordering Information:
Part number: ADZS-BFSHUSB-EZEXT
CROSSCORE® Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support
Resources
EVAL-21369-EZLITE
The ADSP-21369 EZ-Kit Lite evaluation hardware provides a low-cost hardware solution for evaluating the ADSP-21367, ADSP-21368, and ADSP-21369 SHARC processor family.
Features and Benefits
- ADSP-21369 SHARC Processor
- AD1835A: 2 ADC, 8 DAC, 96 kHz, 24-Bit Sigma Delta Codec
- 1M x 8-bit FLASH memory
- 1M x 32-bit x 4 banks SDRAM
- 512K x 8-bit SRAM
- 2 Mbit SPI FLASH memory
- ADM3202 RS-232 driver/receiver
- USB-based debugger interface
- Evaluation suite of VisualDSP++ development tools
Product Detail
The EZ-KIT Lite includes an ADSP-21369 SHARC Processor desktop evaluation board along with an evaluation suite of the VisualDSP++® development and debugging environment including the C/C++ compiler, assembler, and linker. The evaluation suite of VisualDSP++ is designed to be used with the EZ-KIT Lite only.
An Analog Devices SHARC USB EZ-Extender daughter board (sold separately) can attach to the ADSP-21369 EZ-KIT Lite using the three expansion connectors, allowing a USB 2.0 peripheral to directly connect to the ADSP-21369 external port and interface with the EZ-KIT Lite.
Part Number: ADZS-21369-EZLITE
Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support
Resources
EVAL-SHAUDIO-EZEXT
The SHARC Audio extender board is a low-cost, plug-on extender for EZ-Boards. This extender extends the capabilities of the SHARC evaluation system by providing three AD1939 audio codecs and providing 24 channels of analog audio out, 12 channels of analog audio in. For information about compatible EZ-Board products, see the processors family's Software and Tools page.
Features and Benefits
- Analog audio interface
- AD1939 – three Analog Devices 192 kHz audio codecs
- 24 channels of audio out (twelve stereo channels)
- Twelve channels of audio in (six stereo channels)
- TDM and I2S modes at 48 KHz, 96 KHz, and 192 KHz sample rates
- Single-ended input/output
- Three RCA phono jack inputs (4 x 1)
- Three RCA phono jack outputs (4 x 2)
- Differential input/output
- Two DB25 connector inputs
- Three DB25 connector outputs
Product Detail
The SHARC Audio EZ-Extender provides users the ability to evaluate audio application on the ADSP-214xx EZ-Board/ EZ-KIT Lite. Software examples are provided in the latest update of VisualDSP++.
The EZ-Extender consists of three Analog Devices AD1939 audio codecs and provides 24 channels of analog audio out, 12 channels of analog audio in. The primary codec operates in both in I2S and TDM mode and can run at sample rates of 48, 96, or 192 KHz. The other two codec are configured to operate in Dual Line TDM mode. The three codecs together can operate in dual line TDM mode for 24 analog channels out and 12 analog channels in at a sample rate of 192KHz.
The audio input and output is available via multiple RCA connectors. A group of switches are available if a user should decide to evaluate the audio codec inputs and outputs in a differential mode. (NOTE: DB25 to XLR cables are not supplied with the EZ-Extender).
Ordering Information:
Part number: ADZS-SHAUDIO-EZEXT
CROSSCORE® Tools Support:
Tel: 1-800-ANALOGD (262-5643)
Contact Support
Resources
Evaluation Kits3
Tools & Simulations 3
SHARC Processors Software and Tools
BSDL Model File 6
BSDL Model File
IBIS Model 2
