AD9691
Info : RECOMMENDED FOR NEW DESIGNS
searchIcon
cartIcon

AD9691

14-Bit, 1.25 GSPS JESD204B, Dual Analog-to-Digital Converter

Show More showmore-icon

Info : RECOMMENDED FOR NEW DESIGNS tooltip
Info : RECOMMENDED FOR NEW DESIGNS tooltip
Part Details
Part Models 2
1ku List Price Starting From $741.24
Features
  • JESD204B (Subclass 1) coded serial digital outputs
  • 1.9 W total power per channel (default settings)
  • SFDR = 77 dBFS at 340 MHz
  • SNR = 63.4 dBFS at 340 MHz (AIN = −1.0 dBFS)
  • Noise density = −152.6 dBFS/Hz
  • 1.25 V, 2.50 V, and 3.3 V dc supply operation
  • No missing codes
  • 1.58 V p-p differential full scale input voltage
  • Flexible termination impedance
    400 Ω, 200 Ω, 100 Ω, and 50 Ω differential
  • 1.5 GHz usable analog input full power bandwidth
  • 95 dB channel isolation/crosstalk
  • Amplitude detection bits for efficient AGC implementation
  • 2 integrated wideband digital processors per channel
    12-bit NCO, up to 4 cascaded half-band filters
  • Integer clock divide by 1, 2, 4, or 8
  • Flexible JESD204B lane configurations
  • Timestamp feature
  • Small signal dither
Additional Details
show more Icon

The AD9691 is a dual, 14-bit, 1.25 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and sample-and-hold circuit designed for low power, small size, and ease of use. The device is designed for sampling wide bandwidth analog signals of up to 1.5 GHz.

The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations.

Each ADC data output is internally connected to two digital downconverters (DDCs). Each DDC consists of four cascaded signal processing stages: a 12-bit frequency translator (NCO) and four half-band decimation filters.

In addition to the DDC blocks, the AD9691 has a programmable threshold detector that allows monitoring of the incoming signal power using the fast detect output bits of the ADC. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input.

Users can configure the Subclass 1 JESD204B-based high speed serialized output in a variety of one-, two-, four- or eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multiple device synchronization is supported through the SYSREF± input pins.

The AD9691 is available in a Pb-free, 88-lead LFCSP and is specified over the −40°C to +85°C industrial temperature range. This product is protected by a U.S. patent.

 

Product Highlights
  1. Low power consumption analog core, 14-bit, 1.25 GSPS dual analog-to-digital converter (ADC) with 1.9 W per channel.
  2. Wide full power bandwidth supports IF sampling of signals up to 1.5 GHz.
  3. Buffered inputs with programmable input termination eases filter design and implementation.
  4. Flexible serial port interface (SPI) controls various product features and functions to meet specific system requirements.
  5. Programmable fast overrange detection.
  6. 12 mm × 12 mm 88-lead LFCSP.

 

Applications
  • Communications (wideband receivers and digital predistortion)
  • Instrumentation (spectrum analyzers, network analyzers, integrated RF test solutions)
  • DOCSIS 3.x CMTS upstream receive paths
  • High speed data acquisition systems

 

 

Part Models 2
1ku List Price Starting From $741.24

close icon
Documentation

Documentation

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
AD9691BCPZ-1250
  • HTML
  • HTML
AD9691BCPZRL7-1250
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Jun 26, 2023

- 23_0025

Package Outline Drawing and Data Sheet Revision for Select LFCSP Products in Amkor

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Jun 26, 2023

- 23_0025

arrow down

Package Outline Drawing and Data Sheet Revision for Select LFCSP Products in Amkor

Software & Part Ecosystem

Software & Part Ecosystem

Can't find the software or driver you need?

Request a Driver/Software
Evaluation Kit

Evaluation Kits 1

reference details image

EVAL-AD9680

AD9680/AD9234/AD9690 Evaluation Board

zoom

EVAL-AD9680

AD9680/AD9234/AD9690 Evaluation Board

AD9680/AD9234/AD9690 Evaluation Board

Features and Benefits

  • Full featured evaluation board for the AD9680 and AD9234
  • SPI interface for setup and control
  • Wide band Balun driven input
  • No external supply needed. Uses 12V-1A and 3.3V-3A supplies from FMC
  • VisualAnalog® and SPI controller software interfaces

Product Detail

The AD9680-1000EBZ/AD9234-1000EBZ/AD9690-1000EBZ is an evaluation board for the AD9680-1000 14-Bit, 1000MSPS JESD204B, Dual Analog-to-Digital Converter/ AD9234-1000 14-BIT, 1000 MSPS JESD204B, Dual Analog to Digital Converter/ AD9690-1000 14-Bit, 500 MSPS, 1 GSPS JESD204B, Analog-to-Digital Converter. This reference design provides all of the support circuitry required to operate the ADC in its various modes and configurations. It is designed to interface directly with the ADS7-V2EBZ data capture card, allowing users to download captured data for analysis. The Visual Analog software package, which is used to interface with the device's hardware, allows users to download captured data for analysis with a user-friendly graphical interface. The SPI Controller software package is also compatible with this hardware, and allows the user to access the SPI programmable features of the AD9680/AD9234/AD9690. The user guide wiki provides documentation and instructions to configure the device for performance evaluation in the lab.

The AD9680/AD9234/AD9690 data sheet provides additional information related to device configuration and performance, and should be consulted when using the evaluation board. All documents and Visual Analog and SPI Controller are available at the High Speed ADC Evaluation Boards page. For additional information or questions, please email highspeed.converters@analog.com

EQUIPMENT NEEDED

  • Analog signal source and antialiasing filter
  • Sample Clock Source
  • REFCLOCK source for FPGA receiver
  • PC running Windows 7, XP or Vista
  • USB 2.0 port recommended (USB 1.1 compatible)
  • AD9680-1000EBZ Evaluation Board
  • ADS7-V2EBZ FPGA Based Data Capture Kit
Tools & Simulations

Tools & Simulations 2

Recently Viewed