Overview

Features and Benefits

  • SNR = 79.9 dBFS at 16 MHz (VREF = 1.4 V) 
  • SNR = 78.1 dBFS at 64 MHz (VREF = 1.4 V) 
  • SFDR = 86 dBc to Nyquist (VREF = 1.4 V) 
  • JESD204B Subclass 1 coded serial digital outputs 
  • Flexible analog input range: 2.0 V p-p to 2.8 V p-p 
  • 1.8 V supply operation 
  • Low power: 197 mW per channel at 125 MSPS (two lanes) 
  • DNL = ±0.6 LSB (VREF = 1.4 V) 
  • INL = ±4.5 LSB (VREF = 1.4 V) 
  • 650 MHz analog input bandwidth, full power 
  • Serial port control 
    • Full chip and individual channel power-down modes 
    • Built-in and custom digital test pattern generation 
    • Multichip sync and clock divider 
    • Standby mode

Product Details

The AD9656 is a quad, 16-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample and hold circuit designed for low cost, low power, small size, and ease of use. The device operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.

The ADC requires a single 1.8 V power supply and LVPECL-/CMOS-/LVDS-compatible sample rate clock for full performance operation. An external reference or driver components are not required for many applications.

Individual channel power-down is supported and typically consumes less than 14 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as a programmable output clock, data alignment, and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudo-random patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

The AD9656 is available in an RoHS compliant, nonmagnetic, 56-lead LFCSP. It is specified over the −40°C to +85°C industrial temperature range.


Product Highlights

  1. It has a small footprint. Four ADCs are contained in a small, 8 mm × 8 mm package. 
  2. An on-chip phase-locked loop (PLL) allows users to provide a single ADC sampling clock; the PLL multiplies the ADC sampling clock to produce the corresponding JESD204B data rate clock. 
  3. The configurable JESD204B output block supports up to 8.0 Gbps per lane. 
  4. JESD204B output block supports one, two, and four lane configurations. 
  5. Low power of 198 mW per channel at 125 MSPS, two lanes.
  6. The SPI control offers a wide range of flexible features to meet specific system requirements.


Applications

  • Medical imaging
  • High speed imaging
  • Quadrature radio receivers
  • Diversity radio receivers
  • Portable test equipment

Product Lifecycle icon-recommended Recommended for New Designs

This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.

Evaluation Kits (1)

Tools & Simulations

Design Tools

Visual Analog

For designers who are selecting or evaluating high speed ADCs, VisualAnalog™ is a software package that combines a powerful set of simulation and data analysis tools with a user-friendly graphical interface.

Product Recommendations

AD9656 Companion Parts

Recommended Driver Amplifiers

  • For a high speed, low power, FET input: AD822.
  • For RF/IF applications requiring low noise and low distortion: ADL5565.
  • For baseband applications requiring ultra low noise, low distortion, low power: ADA4930-1.

Recommended Clock Drivers

  • For high performance clock generation in a JESD204B system: AD9528.
  • For low jitter clock buffering in a JESD204B system
    : HMC7043.

Recommended Power Devices

  • For a high efficiency, low quiescent current, DC- DC converter: ADP2108.
  • For a low dropout, CMOS linear regulator: ADP1706.

Design Resources

ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well.  "Zero defects" for shipped products is always our goal.

PCN-PDN Information

Discussions

AD9656 Discussions

RE: AD9656 HDL?
2 week(s) ago in Speed ADCs
RE: AD9656 HDL?
2 week(s) ago in Speed ADCs
RE: AD9656
14 week(s) ago in Speed ADCs
AD9656 Didn't find what you were looking for? Ask the Analog community »

Sample & Buy

Sample & Buy functionality exists in desktop site
Back
Check Inventory


The USA list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. sales office or authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.


Price Table Help

 

Evaluation Boards Pricing displayed is based on 1-piece.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.