Hitech Global, HTG-FMC-QUAD-14ADC, QUAD14-bit ADC, Featuring AD92086/9/2020
Hitech Global, HTG-FMC-14ADC-16DAC, Dual16-bit DAC , Featuring AD9172, AD9208, AD96896/9/2020
Annapolis, WWQM30 4-Ch, 3.0 GSps, 14b ADC + 4-Ch, 9.0 GSps, 14b DAC, Featuring AD9208, AD96891/20/2020
Annapolis, WW8A30 8-Ch, 3.0 GSps, 14b ADC, Featuring AD9208, AD96891/20/2020
Annapolis, WWQA30 4-Ch, 3.0 GSps, 14b ADC, Featuring AD92081/20/2020
Delphi Engineering-ADF-Q3114, Quad Channel, 3.1 GS/s 14 Bit ADC FMC+ Module9/11/2019
Delphi Engineering-ADF-D3030, Dual Channel 3 GS/s DAC FMC Module9/11/2019
New Content (1)
Features and Benefits
- JESD204B (Subclass 1) coded serial digital outputs
- Support for lane rates up to 16 Gbps per lane
- 1.65 W total power per channel at 3 GSPS (default settings)
- Performance at −2 dBFS amplitude, 2.6 GHz input
- SFDR = 70 dBFS
- SNR = 57.2 dBFS
- Performance at −9 dBFS amplitude, 2.6 GHz input
- SFDR = 78 dBFS
- SNR = 59.5 dBFS
- Integrated input buffer
- Noise density = −152 dBFS/Hz
- 0.975 V, 1.9 V, and 2.5 V dc supply operation
- 9 GHz analog input full power bandwidth (−3 dB)
- Amplitude detect bits for efficient AGC implementation
- 2 integrated, wideband digital processors per channel
- 48-bit NCO
- 4 cascaded half-band filters
- Phase coherent NCO switching
- Up to 4 channels available
- Serial port control
- Integer clock with divide by 2 and divide by 4 options
- Flexible JESD204B lane configurations
- On-chip dither
The AD9208 is a dual, 14-bit, 3 GSPS analog-to-digital converter (ADC). The device has an on-chip buffer and a sample-and- hold circuit designed for low power, small size, and ease of use. This product is designed to support communications applications capable of direct sampling wide bandwidth analog signals of up to 5 GHz. The −3 dB bandwidth of the ADC input is 9 GHz. The AD9208 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.
The dual ADC cores feature a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. The analog input and clock signals are differential inputs. The ADC data outputs are internally connected to four digital downconverters (DDCs) through a crossbar mux. Each DDC consists of up to five cascaded signal processing stages: a 48-bit frequency translator (numerically controlled oscillator (NCO)), and up to four half-band decimation filters. The NCO has the option to select preset bands over the general-purpose input/output (GPIO) pins, which enables the selection of up to three bands. Operation of the AD9208 between the DDC modes is selectable via SPI-programmable profiles.
In addition to the DDC blocks, the AD9208 has several functions that simplify the automatic gain control (AGC) function in a communications receiver. The programmable threshold detector allows monitoring of the incoming signal power using the fast detect control bits in Register 0x0245 of the ADC. If the input signal level exceeds the programmable threshold, the fast detect indicator goes high. Because this threshold indicator has low latency, the user can quickly turn down the system gain to avoid an overrange condition at the ADC input. In addition to the fast detect outputs, the AD9208 also offers signal monitoring capability. The signal monitoring block provides additional information about the signal being digitized by the ADC.
The user can configure the Subclasss 1 JESD204B-based high speed serialized output in a variety of one-lane, two-lane, four- lane, and eight-lane configurations, depending on the DDC configuration and the acceptable lane rate of the receiving logic device. Multidevice synchronization is supported through the SYSREF± and SYNCINB± input pins.
The AD9208 has flexible power-down options that allow significant power savings when desired. All of these features can be programmed using a 3-wire serial port interface (SPI).
The AD9208 is available in a Pb-free, 196-ball BGA, specified over the −40°C to +85°C ambient temperature range. This product is protected by a U.S. patent.
Note that throughout this data sheet, multifunction pins, such as FD_A/GPIO_A0, are referred to either by the entire pin name or by a single function of the pin, for example, FD_A, when only that function is relevant.
- Wide, input −3 dB bandwidth of 9 GHz supports direct radio frequency (RF) sampling of signals up to about 5 GHz.
- Four integrated, wideband decimation filter and NCO blocks supporting multiband receivers.
- Fast NCO switching enabled through GPIO pins.
- A SPI controls various product features and functions to meet specific system requirements.
- Programmable fast overrange detection and signal monitoring.
- On-chip temperature dioide for system thermal management.
- 12mm × 12mm 196-Lead BGA
- Diversity multiband, multimode digital receivers
- 3G/4G, TD-SCDMA, W-CDMA, GSM, LTE, LTE-A
- Electronic test and measurement systems
- Phased array radar and electronic warfare
- DOCSIS 3.0 CMTS upstream receive paths
- HFC digital reverse path receivers
Markets and Technologies
Product Lifecycle Recommended for New Designs
This product has been released to the market. The data sheet contains all final specifications and operating conditions. For new designs, ADI recommends utilization of these products.
Evaluation Kits (2)
The AD9208-3000EBZ supports the AD9208-3000, a 14-bit, 3GSPS dual analog-to-digital converter (ADC). The device has an on-chip buffer and a sample-and-hold circuit designed for low power, small size, and ease of use. This device is designed support direct RF sampling analog signals of up to 5 GHz. The 3 dB bandwidth of the ADC input is greater than 9 GHz. The AD9208 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package.
This reference design provides all of the support circuitry required to operate the ADC in its various modes and configurations. It is designed to interface directly with the ADS7-V2EBZ data capture card, allowing users to download captured data for analysis. The device control and subsequent data analyses can now be done using the ACE software package.
The AD9208-DUAL-EBZ is a demonstration board designed to show multi-chip synchronization using JESD204B subclass1 protocol. The AD9208-3000 is a 14-bit, 3GSPS dual analog-to-digital converter (ADC). This device is designed support direct RF sampling analog signals of up to 5 GHz. The 3 dB bandwidth of the ADC input is greater than 9 GHz. The AD9208 is optimized for wide input bandwidth, high sampling rate, excellent linearity, and low power in a small package. The HMC7044 is a high performance, dual-loop, integer-N jitter attenuator capable of performing reference selection and generation of ultralow phase noise frequencies for high speed data converters with either parallel or serial (JESD204B type) interfaces. The LTM8074 is a 40VIN, 1.2A continuous, 1.75A peak, step-down µModule® (power module) regulator. The Silent Switcher architecture minimizes EMI while delivering high efficiency at frequencies up to 2.2MHz.
This reference design provides all of the support circuitry required to operate the ADC in its various modes and configurations. It is designed to easily demonstrate multi-chip synchronization using the JESD204B subclass1 protocol. The board is designed to interface directly with FPGA development boards with FMC+ (Vita57.4) connector.
Features & Benefits
Two evaluation options are available: AD9208-3000EBZ and AD9208-DUAL-EBZ.
- AD9208-3000 Features
- Full featured evaluation board for the AD9208-3000.
- Wide band Balun driven input.
- No external supply needed. Uses 12V-1A and 3.3V-3A supplies from FMC connector.
- Single software interface for device control and analysis through ACE.
- AD9208-DUAL Features
- Demonstration board showing multi-chip synchronization of two AD9208 ADCs using HMC7044.
- Self contained clocking for the ADCs as well as the FPGA.
- Single external 12V supply.
- Interfaces with VCU118 or similar FPGA development board with FMC+ (Vita57.4) connector.
- Uses Analog Devices’ JESD204B IP framework.
- Low SWaP high efficiency power delivery using Silent Switcher technology.
- Full software support available Analog Devices Wiki Page.
When connected to a specified Analog Devices high speed adc evaluation board, the ADS8-V1 works as a data acquistion board. Designed to support the highest speed JESD204B A/D Converters, the FPGA on the ADS8-V1 acts as the data receiver, while the ADC is the data transmitter.
Documentation & Resources
Designing Power Solutions for High Speed Converter Applications8/18/2023
The Four Pillars of Optimizing Analog Integration9/19/2018
RF Technology for 5G mmWave Radios8/30/2018
Enabling Next-Generation EW and Phased-Array Systems4/9/2018
Streamlining Flexible System Design using RF ADCs with DSP4/9/2018
1.2GHz Bandwidth Direct Receiver >43dB Image Rejection8/9/2023
mmW 5G Signal Chain from Bits to the Antenna Array5/11/2022
5G Millimeter Wave Base Station3/3/2022
28nm CMOS RF Data Converters4/18/2019
Wideband Power Efficiency4/18/2019
Complete 24GHz to 44GHz Radio using SiGe and 28nm CMOS4/17/2019
Analog Devices: 5G Test and Measurement Capability10/15/2018
An Interview with Analog Devices Discussing RF Electronics for Phased Array Applications1/1/2019
Bits to Beams: RF Technology Evolution for 5G Millimeter Wave Radios12/1/2018 Thought Leadership
System-Level LO Phase Noise Model for Phased Arrays with Distributed Phase-Locked Loops11/1/2018
28 nm Analog-to-Digital Converters Enable Next-Generation Electronic Warfare Receiver Systems6/29/2018
High Speed Amplifier Testing Involves Enough Math to Make Your Balun Spin!6/4/2018 Analog Dialogue
RF Converters Enable Efficient Multiband Radios for Next-Generation Wireless Base Stations2/1/2018
Need More Bandwidth for the Ka-Band? Here Are Three Options12/1/2017
Analog Tips– Decimation for ADCs11/15/2017
Ultrawideband Digital Predistortion (DPD): The Rewards (Power and Performance) and Challenges of Implementation in Cable Distribution Systems7/1/2017 Analog Dialogue
Use Noise Spectral Density to Evaluate ADCs in Software-Defined Systems6/1/2017
A Review of Wideband RF Receiver Architecture Options2/1/2017
High Speed ADC Power Supply Domains5/7/2018
Tools & Simulations
Virtual Eval - BETA
Virtual Eval is a web application to assist designers in product evaluation of ADCs, DACs, and other ADI products. Using detailed models on Analog’s servers, Virtual Eval simulates crucial part performance characteristics within seconds. Configure operating conditions such as input tones and external jitter, as well as device features like gain or digital down-conversion. Performance characteristics include noise, distortion, and resolution, FFTs, timing diagrams, response plots, and more.
This command line executable tool generates a Verilog module which implements the JESD204 receive transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.
The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.
AD9208 Companion Parts
Recommended Clock Distribution Device
Recommended Clock Generation Device
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal.View our quality and reliability program and certifications for more information.
|Part Number||Material Declaration||Reliability Data||Pin/Package Drawing||CAD Symbols, Footprints & 3D Models|
|AD9208BBPZ-3000||Material Declaration||Reliability Data||196-Ball BGA (12mm x 12mm x 1.42mm w/ EP)|
|AD9208BBPZRL-3000||Material Declaration||Reliability Data||196-Ball BGA (12mm x 12mm x 1.42mm w/ EP)|
|Wafer Fabrication Data|
Support & Discussions
Sample & Buy
See our Ordering FAQs for answers to questions about online orders, payment options and more.
Buy Now Pricing
(**) Displayed Buy Now Price and Price Range is based on small quantity orders.
(*)The 1Ku list pricing shown is for BUDGETARY USE ONLY, shown in United States dollars (FOB USA per unit for the stated volume), and is subject to change. International prices may differ due to local duties, taxes, fees and exchange rates. For volume-specific price or delivery quotes, please contact your local Analog Devices, Inc. authorized distributor. Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.
Please see the latest communication from our CCO regarding lead times.
Selecting the Sample button above will redirect to the third-party ADI Sample Site. The part selected will carry over to your cart on this site once logged in. Please create a new account there if you have never used the site before. Contact SampleSupport@analog.com with any questions regarding this Sample Site.
Pricing displayed is based on 1-piece.
Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.