LTM9003

LAST TIME BUY

LTM9003

12-Bit Digital Pre-Distortion μModule Receiver Subsystem

LAST TIME BUY

FFT of 4-Channel WCDMA Input at 2.14GHz slide

Not the part you were looking for?

Go to Product Selection Table

View All Documentation

Ask a Question

Submit your question below and we will return the best answer from ADI’s knowledge database:

Other places you can find help

Support

Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.

Visit the ADI Support Page

Ask the ADI community for help.

Ask the EngineerZone Community

FAQs

Sales & Ordering FAQs

Features

Fully Integrated Receiver Subsystem for Digital Pre-Distortion Applications
Down-Converting Mixer with Wide RF Frequency Range: 400MHz to 3.8GHz
125MHz Wide Bandpass Filter, <0.5dB Passband Ripple
Low Power ADC with Up to 12-Bit Resolution, 250Msps Sample Rate
–145.5dBm/Hz Input Noise Floor, 25.6dBm IIP3
1.5W Total Power Consumption
50Ω Single-Ended RF and LO Ports
Internal Bypass Capacitance, No External Components
ADC Clock Duty Cycle Stabilizer
11.25mm × 15mm LGA package

Additional Details

The LTM9003 is a 12-bit digital pre-distortion μModule^® receiver subsystem for the transmit path of cellular base-stations. Utilizing an integrated system in a package (SiP) technology, it includes a downconverting mixer, wideband filter and analog-to-digital converter (ADC). The system is tuned for an intermediate frequency (IF) of 184MHz and a signal bandwidth of up to 125MHz. The 12-bit ADC samples at rates up to 250Msps. Contact Analog Devices regarding customization.

The high signal level downconverting active mixer is optimized for high linearity, wide dynamic range IF sampling applications. It includes a differential LO buffer amplifier driving a double-balanced mixer. Broadband, integrated transformers on the RF and LO inputs provide single ended 50Ω interfaces. The RF and LO inputs are internally matched to 50Ω from 1.1GHz to 1.8GHz.

The CLK input controls converter operation and may be driven differentially or single-ended. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

Applications

Transmit Observation Path Receivers
Digital Pre-Distortion (DPD) Receivers
Wideband Receiver
Wideband Instrumentation

View All Documentation

Ask a Question

Submit your question below and we will return the best answer from ADI’s knowledge database:

Other places you can find help

Support

Analog Devices Support Portal is a one-stop shop to answer all your ADI questions.

Visit the ADI Support Page

Ask the ADI community for help.

Ask the EngineerZone Community

FAQs

Sales & Ordering FAQs

Technical Documents 6

LTM9003: 12-Bit Digital Pre-Distortion Receiver Subsystem Data Sheet 09/27/2010

R597 Reliability Data 03/26/2018

DC1642A - Demo Manual 07/28/2011

DC1437B - Demo Manual 08/01/2014

Integrated Receiver Simplifies the Analog Side of Digital Predistortion - High Frequency Electronics July 2009 08/03/2009

Tiny Digital Predistortion Receiver Integrates RF, Filter and ADC 07/01/2010

Reference Materials 3

Signal Chain uModule Receivers 05/20/2010

Digital Predistortion Solutions 05/21/2010

High Speed Amplifiers/ADC Drivers 04/29/2015

Companion Parts 2

Parts	Product Life Cycle	Description
Integer-N PLL1
LTC6946	LAST TIME BUY	Ultralow Noise and Spurious 0.37GHz to 6.39GHz Integer-N Synthesizer with Integrated VCO
Signal Chain µModule Receivers1
LTM9013	LAST TIME BUY	300MHz Wideband Receiver