ADuM3150
Info: : PRODUCTION
searchIcon
cartIcon

ADuM3150

3.75 kV, 6-Channel, SPIsolator Digital Isolator for SPI with Delay Clock

Show More showmore-icon

Info: : PRODUCTION tooltip
Info: : PRODUCTION tooltip
Part Details
Part Models 4
1ku List Price Starting From $3.82
Features
  • Supports up to 40 MHz SPI clock speed in delay clock mode
  • Supports up to 17 MHz SPI clock speed in 4-wire mode
  • 4 high speed, low propagation delay, SPI signal isolation channels
  • 2 data channels at 250 kbps
  • Delayed compensation clock line
  • 20-lead SSOP with 5.1 mm creepage
  • High temperature operation: 125°C
  • High common-mode transient immunity: >25 kV/μs
  • Safety and regulatory approvals
    • UL recognition per UL 1577
      • 3750 V rms for 1 minute
    • CSA Component Acceptance Notice 5A
    • VDE certificate of conformity
      • DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
      • VIORM = 565 V peak
Additional Details
show more Icon

The ADuM3150 is a 6-channel SPIsolator digital isolator optimized for isolated serial peripheral interfaces (SPIs). Based on the Analog Devices, Inc., iCoupler® chip scale transformer technology, the low propagation delay in the CLK, MO/SI, MI/SO, and SS SPI bus signals supports SPI clock rates of up to 17 MHz. These channels operate with 14 ns propagation delay and 1 ns jitter to optimize timing for SPI.

The ADuM3150 isolator also provides two additional independent low data rate isolation channels, one channel in each direction. Data in the slow channels is sampled and serialized for a 250 kbps data rate with 2.5 μs of jitter.

The ADuM3150 supports a delay clock output on the master side of the device. This output can be used with an additional clocked port on the master to support 40 MHz clock performance. See the Delay Clock section for more information.

Applications

  • Industrial programmable logic controllers (PLC)
  • Sensor isolation
Part Models 4
1ku List Price Starting From $3.82

close icon
Documentation

Documentation

Video

Part Model Pin/Package Drawing Documentation CAD Symbols, Footprints, and 3D Models
ADUM3150ARSZ
  • HTML
  • HTML
ADUM3150ARSZ-RL7
  • HTML
  • HTML
ADUM3150BRSZ
  • HTML
  • HTML
ADUM3150BRSZ-RL7
  • HTML
  • HTML

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Feb 27, 2015

- 15_0031

ADuM315x Data Sheet Changes

ADUM3150ARSZ

PRODUCTION

ADUM3150ARSZ-RL7

PRODUCTION

ADUM3150BRSZ

PRODUCTION

ADUM3150BRSZ-RL7

PRODUCTION

Filter by Model

reset

Reset Filters

Part Models

Product Lifecycle

PCN

Feb 27, 2015

- 15_0031

arrow down

ADuM315x Data Sheet Changes

ADUM3150ARSZ

PRODUCTION

ADUM3150ARSZ-RL7

PRODUCTION

ADUM3150BRSZ

PRODUCTION

ADUM3150BRSZ-RL7

PRODUCTION

Software & Part Ecosystem

Software & Part Ecosystem

Evaluation Kit

Evaluation Kits 1

reference details image

EVAL-ADUM3150

ADUM3150/ADUM4150 Evaluation Board

zoom

EVAL-ADUM3150

ADUM3150/ADUM4150 Evaluation Board

ADUM3150/ADUM4150 Evaluation Board

Features and Benefits

  • Access to all six data channels
  • Access to the DCLK delayed clock
  • Multiple connection options
  • Support for Tektronix active probes
  • Provision for cable terminations
  • Support for PCB edge-mounted coaxial connectors
  • Easy configuration
  • Installed SPIsolator digital isolator: ADuM3150BRSZ
    in the 20-lead SSOP package

Product Detail

The EVAL-ADuM3150Z supports the ADuM3150ARSZ and ADuM3150BRSZ, which are 6-channel SPIsolator® isolators optimized for use in SPI applications. They include two low speed channels and a clock delay channel for the implementation of 40 MHz SPI data transfers. The evaluation board provides a JEDEC standard, 20-lead SSOP pad layout, support for signal distribution, loopback, and loads referenced to VDDx or GNDx, as well as optimal bypass capacitance. Signal sources can be wired onto the board as well as brought onto the board through edge- mounted SMA connectors (sold separately) or terminal blocks for power connections. The board includes 200 mil header positions for compatibility with Tektronix® active probes.


The EVAL-ADuM3150Z evaluation board can be used to evaluate the ADuM4150ARIZ and the ADuM4150BRIZ devices. Although the pad layout on the EVAL-ADuM3150Z evaluation board does not support the ADuM4150ARIZ and the ADuM4150BRIZ 20-lead SOIC_IC packages, these devices can be evaluated with the ADuM3150ARSZ or the ADuM3150BRSZ. The ADuM4150ARIZ and ADuM3150ARSZ differ by package and isolation capabilities, but are functionally equivalent for evaluation. The same is true for the ADuM4150BRIZ and ADuM3150BRSZ devices.


The board follows best printed circuit board (PCB) design practices for 4-layer boards, including a full power and ground plane on each side of the isolation barrier. No other electromagnetic interference (EMI) or noise mitigation design features are included on this board. In cases of very high speed operation or when ultralow emissions are required, refer to the AN-1109 Application Note for additional board layout techniques.


For full details, see the ADuM3150 data sheet, which must be used in conjunction with UG-719 when using the EVAL- ADuM3150Z evaluation board.


Supported SPIsolator Models

  • ADuM3150ARSZ
  • ADuM3150BRSZ
  • ADuM4150ARIZ
  • ADuM4150BRIZ
Reference Designs

Reference Designs 1

CN-0393 Simplified Schematic Diagram

Bank Isolated, 2-Channel, 16-Bit, 500 kSPS, Simultaneous Sampling Signal Chain Featuring μModule Data Acquisition System

zoomopens a dialog

CN0393

Bank Isolated, 2-Channel, 16-Bit, 500 kSPS, Simultaneous Sampling Signal Chain Featuring μModule Data Acquisition System

CN0393

Circuits from the lab

tooltip Info:Circuits from the lab
Bank Isolated, 2-Channel, 16-Bit, 500 kSPS, Simultaneous Sampling Signal Chain Featuring μModule Data Acquisition System

Features and Benefits

  • 2-channel, 16-bit 500kSPS simultaneous sampling
  • Bank isolated
  • Complete data acquisition system
View Detailed Reference Design external link

Design & Integration Tools

pdf icon

ZIP

3.3 M

Videos

Thumbnail Image

2017-01-26

02:28

Reducing Challenges in the Precision Conversion Design Cycle

Recently Viewed