

## 3.75 kV, 6-Channel, SPI Isolator Digital Isolator for SPI with Delay Clock

### FEATURES

- ▶ Supports up to 40 MHz SPI clock speed in delay clock mode
- ▶ Supports up to 17 MHz SPI clock speed in 4-wire mode
- ▶ 4 high speed, low propagation delay, SPI signal isolation channels
- ▶ 2 data channels at 250 kbps
- ▶ Delayed compensation clock line
- ▶ 20-lead SSOP with 5.1 mm creepage
- ▶ High temperature operation: 125°C
- ▶ High common-mode transient immunity: >25 kV/μs
- ▶ Safety and regulatory approvals
  - ▶ UL 1577
    - ▶  $V_{ISO} = 3750$  V rms for 1 minute
  - ▶ IEC/EN/CSA 62368-1
  - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
    - ▶  $V_{IORM} = 565$  V peak

### APPLICATIONS

- ▶ Industrial programmable logic controllers (PLC)
- ▶ Sensor isolation

### GENERAL DESCRIPTION

The ADuM3150<sup>1</sup> is a 6-channel SPIsolator™ digital isolator optimized for isolated serial peripheral interfaces (SPIs). Based on the Analog Devices, Inc., iCoupler® chip scale transformer technology, the low propagation delay in the CLK, MO/SI, MI/SO, and SS SPI bus signals supports SPI clock rates of up to 17 MHz. These channels operate with 14 ns propagation delay and 1 ns jitter to optimize timing for SPI.

The ADuM3150 isolator also provides two additional independent low data rate isolation channels, one channel in each direction. Data in the slow channels is sampled and serialized for a 250 kbps data rate with 2.5 μs of jitter.

The ADuM3150 supports a delay clock output on the main side of the device. This output can be used with an additional clocked port

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

on the main to support 40 MHz clock performance. See the [Delay Clock](#) section for more information.

Table 1. Related Products

Product	Description
<a href="#">ADuM3151/ADuM3152/ADuM3153</a>	3.75 kV, multichannel SPI isolator
<a href="#">ADuM3154</a>	3.75 kV, multiple subordinate SPI isolator
<a href="#">ADuM4150</a>	5 kV, high speed, clock delayed SPIsolator
<a href="#">ADuM4151/ADuM4152/ADuM4153</a>	5 kV, multichannel SPI isolator
<a href="#">ADuM4154</a>	5 kV, multiple subordinate SPI isolator

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,262,600; and 7,075,329. Other patents are pending.

## TABLE OF CONTENTS

Features.....	1	ESD Caution.....	14
Applications.....	1	Maximum Continuous Working Voltage.....	14
Functional Block Diagram.....	1	Pin Configuration and Function Descriptions.....	15
General Description.....	1	Typical Performance Characteristics.....	16
Specifications.....	3	Applications Information.....	17
Electrical Characteristics—5 V Operation.....	3	Introduction.....	17
Electrical Characteristics—3.3 V Operation.....	5	Printed Circuit Board (PCB) Layout.....	18
Electrical Characteristics—Mixed 5 V/3.3 V Operation.....	7	Propagation Delay Related Parameters.....	18
Electrical Characteristics—Mixed 3.3 V/5 V Operation.....	9	DC Correctness and Magnetic Field Immunity.....	19
Package Characteristics.....	11	Power Consumption.....	20
Regulatory Information.....	11	Insulation Lifetime.....	20
Insulation and Safety Related Specifications... DIN EN IEC 60747-17 (VDE 0884-17)	11	Outline Dimensions.....	21
Insulation Characteristics.....	12	Ordering Guide.....	21
Recommended Operating Conditions.....	13	Number of Inputs, Maximum Data Rate, Maximum Propagation Delay, and Isolation Rating Options.....	21
Absolute Maximum Ratings.....	14	Evaluation Boards.....	21

## REVISION HISTORY

### 2/2025—Rev. C to Rev. D

Changed Master to Main and Slave to Subordinate (Throughout).....	1
Changes to Features Section.....	1
Changes to Regulatory Information Section and Table 11.....	11
Changes to Table 12.....	11
Changed DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 Insulation Characteristics Section to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section.....	12
Changes to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section, Table 13, and Figure 2 Caption.....	12
Changes to Table 16.....	14
Changes to Insulation Lifetime Section.....	20
Deleted Surface Tracking Section, Insulation Wear Out Section, Calculation and Use of Parameters Example Section, and Figure 18; Renumbered Sequentially.....	20
Added Number of Inputs, Maximum Data Rate, Maximum Propagation Delay, and Isolation Rating Options.....	21

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All typical specifications are at  $T_A = 25^\circ\text{C}$  and  $V_{DD1} = V_{DD2} = 5\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 2. Switching Specifications

Parameter	Symbol	A Grade			B Grade			Unit	Test Conditions/Comments
		Min	Typ	Max	Min	Typ	Max		
<b>MCLK, MO, SO</b>									
SPI Clock Rate	$\text{SPI}_{\text{MCLK}}$			10			17	MHz	
Data Rate Fast (MO, SO)	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			25	12		14	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			2			2	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Codirectional Channel Matching <sup>1</sup>	$t_{\text{PSKCD}}$			2			2	ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
<b>MSS</b>									
Data Rate Fast	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$		21	25	21		25	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			2			2	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Setup Time <sup>2</sup>	$\overline{\text{MSS}}_{\text{SETUP}}$	1.5			10			ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
<b>DCLK</b>									
Data Rate				40			40	MHz	
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			50			35	ns	$t_{\text{PMCLK}} + t_{\text{PSO}} + 3\text{ ns}$
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Pulse Width	PW	12			12			ns	Within PWD limit
Clock Delay Error	$\text{DCLK}_{\text{ERR}}$	0	4.5	12	1	5.5	12	ns	$t_{\text{PDCLK}} - (t_{\text{PMCLK}} + t_{\text{PSO}})$
Jitter	$J_{\text{DCLK}}$		1			1		ns	
<b><math>V_{\text{IA}}, V_{\text{IB}}</math></b>									
Data Rate Slow	$\text{DR}_{\text{SLOW}}$			250			250	kbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$	0.1		2.6	0.1		2.6	$\mu\text{s}$	50% input to 50% output
Pulse Width	PW	4			4			$\mu\text{s}$	Within PWD limit
Jitter, Low Speed	$J_{\text{LS}}$			2.5			2.5	$\mu\text{s}$	
$V_{\text{IX}}$ <sup>3</sup> Minimum Input Skew <sup>4</sup>	$t_{\text{VIX\_SKEW}}$	10			10			ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>2</sup> The  $\overline{\text{MSS}}$  signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that  $\overline{\text{MSS}}$  reaches the output ahead of another fast signal, set up  $\overline{\text{MSS}}$  prior to the competing signal by different times depending on speed grade.

<sup>3</sup>  $V_{\text{IX}} = V_{\text{IA}}$  or  $V_{\text{IB}}$ .

<sup>4</sup> An internal asynchronous clock, not available to users, samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least  $1 t_{\text{VIX\_SKEW}}$  time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 3. For All Grades<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SUPPLY CURRENT</b>						
1 MHz, A Grade and B Grade	$I_{\text{DD1}}$		5	8.5	mA	$C_L = 0\text{ pF}$ , $\text{DR}_{\text{FAST}} = 1\text{ MHz}$ , $\text{DR}_{\text{SLOW}} = 0\text{ MHz}$

## SPECIFICATIONS

Table 3. For All Grades<sup>1, 2, 3</sup> (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
17 MHz, B Grade	I <sub>DD2</sub>		6.5	11	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 1 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD1</sub>		15	23	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD2</sub>		13.5	21	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, V <sub>IA</sub> , V <sub>IB</sub>						
Input Threshold						
Logic High	V <sub>IH</sub>	0.7 × V <sub>DDx</sub>			V	
Logic Low	V <sub>IL</sub>			0.3 × V <sub>DDx</sub>	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μA	0 V ≤ V <sub>INPUT</sub> ≤ V <sub>DDx</sub>
SCLK, $\overline{\text{SSS}}$ , MI, SI, V <sub>OA</sub> , V <sub>OB</sub> , DCLK						
Output Voltages						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	5.0		V	I <sub>OUTPUT</sub> = -20 μA, V <sub>INPUT</sub> = V <sub>IH</sub>
		V <sub>DDx</sub> - 0.4	4.8		V	I <sub>OUTPUT</sub> = -4 mA, V <sub>INPUT</sub> = V <sub>IH</sub>
Logic Low	V <sub>OL</sub>		0.0	0.1	V	I <sub>OUTPUT</sub> = 20 μA, V <sub>INPUT</sub> = V <sub>IL</sub>
			0.2	0.4	V	I <sub>OUTPUT</sub> = 4 mA, V <sub>INPUT</sub> = V <sub>IL</sub>
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for High Speed Channel						
Dynamic Input	I <sub>DDI(D)</sub>		0.080		mA/Mbps	
Dynamic Output	I <sub>DDO(D)</sub>		0.046		mA/Mbps	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		4.4		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		6.1		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	V <sub>INPUT</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V Transient magnitude = 800 V

<sup>1</sup> V<sub>DDx</sub> = V<sub>DD1</sub> or V<sub>DD2</sub>.

<sup>2</sup> V<sub>INPUT</sub> is the input voltage of any of the MCLK,  $\overline{\text{MSS}}$ , MO, SO, V<sub>IA</sub>, or V<sub>IB</sub> pins.

<sup>3</sup> I<sub>OUTPUT</sub> is the output current of any of the SCLK, DCLK,  $\overline{\text{SSS}}$ , MI, SI, V<sub>OA</sub>, or V<sub>OB</sub> pins.

<sup>4</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the V<sub>OH</sub> and V<sub>OL</sub> limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at  $T_A = 25^\circ\text{C}$  and  $V_{DD1} = V_{DD2} = 3.3\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $3.0\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $3.0\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 4. Switching Specifications

Parameter	Symbol	A Grade			B Grade			Unit	Test Conditions/Comments
		Min	Typ	Max	Min	Typ	Max		
<b>MCLK, MO, SO</b>									
SPI Clock Rate	$\text{SPI}_{\text{MCLK}}$			8.3			12.5	MHz	
Data Rate Fast (MO, SO)	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			30			20	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Codirectional Channel Matching <sup>1</sup>	$t_{\text{PSKCD}}$			3			3	ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
<b>MSS</b>									
Data Rate Fast	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			30			30	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Setup Time <sup>2</sup>	$\overline{\text{MSS}}_{\text{SETUP}}$	1.5			10			ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
<b>DCLK</b>									
Data Rate				40			40	MHz	
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			60			40	ns	$t_{\text{PMCLK}} + t_{\text{PSO}} + 3\text{ ns}$
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Pulse Width	PW	12			12			ns	Within PWD limit
Clock Delay Error	$\text{DCLK}_{\text{ERR}}$	-4	+2.4	+9	-3	+2.5	+8	ns	$t_{\text{PDCLK}} - (t_{\text{PMCLK}} + t_{\text{PSO}})$
Jitter	$J_{\text{DCLK}}$		1			1		ns	
<b><math>V_{\text{IA}}, V_{\text{IB}}</math></b>									
Data Rate Slow	$\text{DR}_{\text{SLOW}}$			250			250	kbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$	0.1		2.6	0.1		2.6	$\mu\text{s}$	50% input to 50% output
Pulse Width	PW	4			4			$\mu\text{s}$	Within PWD limit
Jitter, Low Speed	$J_{\text{LS}}$			2.5			2.5	$\mu\text{s}$	
$V_{\text{IX}}$ <sup>3</sup> Minimum Input Skew <sup>4</sup>	$t_{\text{VIX SKEW}}$	10			10			ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>2</sup> The  $\overline{\text{MSS}}$  signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that  $\overline{\text{MSS}}$  reaches the output ahead of another fast signal, set up  $\overline{\text{MSS}}$  prior to the competing signal by different times depending on speed grade.

<sup>3</sup>  $V_{\text{IX}} = V_{\text{IA}}$  or  $V_{\text{IB}}$ .

<sup>4</sup> An internal asynchronous clock, not available to users, samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least  $1 t_{\text{VIX SKEW}}$  time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 5. For All Grades<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SUPPLY CURRENT</b>						
1 MHz, A Grade and B Grade	$I_{\text{DD1}}$		3.5	6	mA	$C_L = 0\text{ pF}$ , $\text{DR}_{\text{FAST}} = 1\text{ MHz}$ , $\text{DR}_{\text{SLOW}} = 0\text{ MHz}$

## SPECIFICATIONS

Table 5. For All Grades<sup>1, 2, 3</sup> (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
17 MHz, B Grade	I <sub>DD2</sub>		4.9	8	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 1 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD1</sub>		9.5	20	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD2</sub>		8	16	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, V <sub>IA</sub> , V <sub>IB</sub>						
Input Threshold						
Logic High	V <sub>IH</sub>	0.7 × V <sub>DDx</sub>			V	
Logic Low	V <sub>IL</sub>			0.3 × V <sub>DDx</sub>	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μA	0 V ≤ V <sub>INPUT</sub> ≤ V <sub>DDx</sub>
SCLK, $\overline{\text{SSS}}$ , MI, SI, V <sub>OA</sub> , V <sub>OB</sub> , DCLK						
Output Voltages						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	3.3		V	I <sub>OUTPUT</sub> = -20 μA, V <sub>INPUT</sub> = V <sub>IH</sub>
		V <sub>DDx</sub> - 0.4	3.1		V	I <sub>OUTPUT</sub> = -4 mA, V <sub>INPUT</sub> = V <sub>IH</sub>
Logic Low	V <sub>OL</sub>		0.0	0.1	V	I <sub>OUTPUT</sub> = 20 μA, V <sub>INPUT</sub> = V <sub>IL</sub>
			0.2	0.4	V	I <sub>OUTPUT</sub> = 4 mA, V <sub>INPUT</sub> = V <sub>IL</sub>
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for High Speed Channel						
Dynamic Input	I <sub>DDI(D)</sub>		0.086		mA/Mbps	
Dynamic Output	I <sub>DDO(D)</sub>		0.019		mA/Mbps	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		2.9		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		4.6		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	V <sub>INPUT</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V Transient magnitude = 800 V

<sup>1</sup> V<sub>DDx</sub> = V<sub>DD1</sub> or V<sub>DD2</sub>.

<sup>2</sup> V<sub>INPUT</sub> is the input voltage of any of the MCLK,  $\overline{\text{MSS}}$ , MO, SO, V<sub>IA</sub>, or V<sub>IB</sub> pins.

<sup>3</sup> I<sub>OUTPUT</sub> is the output current of any of the SCLK, DCLK,  $\overline{\text{SSS}}$ , MI, SI, V<sub>OA</sub>, or V<sub>OB</sub> pins.

<sup>4</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the V<sub>OH</sub> and V<sub>OL</sub> limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OPERATION

All typical specifications are at  $T_A = 25^\circ\text{C}$  and  $V_{DD1} = 5\text{ V}$ ,  $V_{DD2} = 3.3\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $3.0\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 6. Switching Specifications

Parameter	Symbol	A Grade			B Grade			Unit	Test Conditions/Comments
		Min	Typ	Max	Min	Typ	Max		
MCLK, MO, SO									
SPI Clock Rate	$\text{SPI}_{\text{MCLK}}$			9.2			15.6	MHz	
Data Rate Fast (MO, SO)	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			27			16	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			2	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Codirectional Channel Matching <sup>1</sup>	$t_{\text{PSKCD}}$			2			2	ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
MSS									
Data Rate Fast	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			27			26	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			2			2	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Setup Time <sup>2</sup>	$\overline{\text{MSS}}_{\text{SETUP}}$	1.5			10			ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
DCLK									
Data Rate				40			40	MHz	
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			50			35	ns	$t_{\text{PMCLK}} + t_{\text{PSO}} + 3\text{ ns}$
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Pulse Width	PW	12			12			ns	Within PWD limit
Clock Delay Error	$\text{DCLK}_{\text{ERR}}$	-5	0	+7	-5	+1.2	+9	ns	$t_{\text{PDCLK}} - (t_{\text{PMCLK}} + t_{\text{PSO}})$
Jitter	$J_{\text{DCLK}}$		1			1		ns	
$V_{\text{IA}}, V_{\text{IB}}$									
Data Rate Slow	$\text{DR}_{\text{SLOW}}$			250			250	kbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$	0.1		2.6	0.1		2.6	$\mu\text{s}$	50% input to 50% output
Pulse Width	PW	4			4			$\mu\text{s}$	Within PWD limit
Jitter, Low Speed	$J_{\text{LS}}$			2.5			2.5	$\mu\text{s}$	
$V_{\text{IX}}$ <sup>3</sup> Minimum Input Skew <sup>4</sup>	$t_{\text{VIX\_SKEW}}$	10			10			ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>2</sup> The  $\overline{\text{MSS}}$  signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that  $\overline{\text{MSS}}$  reaches the output ahead of another fast signal, set up  $\overline{\text{MSS}}$  prior to the competing signal by different times depending on speed grade.

<sup>3</sup>  $V_{\text{IX}} = V_{\text{IA}}$  or  $V_{\text{IB}}$ .

<sup>4</sup> An internal asynchronous clock, not available to users, samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least  $1 t_{\text{VIX\_SKEW}}$  time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 7. For All Grades<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SUPPLY CURRENT						
1 MHz, A Grade and B Grade	$I_{\text{DD1}}$		5.3	8.5	mA	$C_L = 0\text{ pF}$ , $\text{DR}_{\text{FAST}} = 1\text{ MHz}$ , $\text{DR}_{\text{SLOW}} = 0\text{ MHz}$

## SPECIFICATIONS

Table 7. For All Grades<sup>1, 2, 3</sup> (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
17 MHz, B Grade	I <sub>DD2</sub>		4.9	8	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 1 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD1</sub>		16	23	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD2</sub>		10	16	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, V <sub>IA</sub> , V <sub>IB</sub>						
Input Threshold						
Logic High	V <sub>IH</sub>	0.7 × V <sub>DDx</sub>			V	
Logic Low	V <sub>IL</sub>			0.3 × V <sub>DDx</sub>	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μA	0 V ≤ V <sub>INPUT</sub> ≤ V <sub>DDx</sub>
SCLK, $\overline{\text{SSS}}$ , MI, SI, V <sub>OA</sub> , V <sub>OB</sub> , DCLK						
Output Voltages						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	V <sub>DDx</sub>		V	I <sub>OUTPUT</sub> = -20 μA, V <sub>INPUT</sub> = V <sub>IH</sub>
		V <sub>DDx</sub> - 0.4	V <sub>DDx</sub> - 0.2		V	I <sub>OUTPUT</sub> = -4 mA, V <sub>INPUT</sub> = V <sub>IH</sub>
Logic Low	V <sub>OL</sub>		0.0	0.1	V	I <sub>OUTPUT</sub> = 20 μA, V <sub>INPUT</sub> = V <sub>IL</sub>
			0.2	0.4	V	I <sub>OUTPUT</sub> = 4 mA, V <sub>INPUT</sub> = V <sub>IL</sub>
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		4.4		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		4.6		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	V <sub>INPUT</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V Transient magnitude = 800 V

<sup>1</sup> V<sub>DDx</sub> = V<sub>DD1</sub> or V<sub>DD2</sub>.<sup>2</sup> V<sub>INPUT</sub> is the input voltage of any of the MCLK,  $\overline{\text{MSS}}$ , MO, SO, V<sub>IA</sub>, or V<sub>IB</sub> pins.<sup>3</sup> I<sub>OUTPUT</sub> is the output current of any of the SCLK, DCLK,  $\overline{\text{SSS}}$ , MI, SI, V<sub>OA</sub>, or V<sub>OB</sub> pins.<sup>4</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the V<sub>OH</sub> and V<sub>OL</sub> limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.



## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V}$  and  $V_{DD2} = 5\text{ V}$ . Minimum and maximum specifications apply over the entire recommended operation range:  $3.0\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ , and  $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 8. Switching Specifications

Parameter	Symbol	A Grade			B Grade			Unit	Test Conditions/Comments
		Min	Typ	Max	Min	Typ	Max		
<b>MCLK, MO, SO</b>									
SPI Clock Rate	$\text{SPI}_{\text{MCLK}}$			9.2			15.6	MHz	
Data Rate Fast (MO, SO)	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			27			16	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			2			2	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Codirectional Channel Matching <sup>1</sup>	$t_{\text{PSKCD}}$			3			3	ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
<b>MSS</b>									
Data Rate Fast	$\text{DR}_{\text{FAST}}$			40			40	Mbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			26			26	ns	50% input to 50% output
Pulse Width	PW	12.5			12.5			ns	Within PWD limit
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Setup Time <sup>2</sup>	$\overline{\text{MSS}}_{\text{SETUP}}$	1.5			10			ns	
Jitter, High Speed	$J_{\text{HS}}$		1			1		ns	
<b>DCLK</b>									
Data Rate				40			40	MHz	
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$			60			40	ns	$t_{\text{PMCLK}} + t_{\text{PSO}} + 3\text{ ns}$
Pulse Width Distortion	PWD			3			3	ns	$ t_{\text{PLH}} - t_{\text{PHL}} $
Pulse Width	PW	12			12			ns	Within PWD limit
Clock Delay Error	$\text{DCLK}_{\text{ERR}}$	2	7	13	2	6.8	11	ns	$t_{\text{PDCLK}} - (t_{\text{PMCLK}} + t_{\text{PSO}})$
Jitter	$J_{\text{DCLK}}$		1			1		ns	
<b><math>V_{\text{IA}}, V_{\text{IB}}</math></b>									
Data Rate Slow	$\text{DR}_{\text{SLOW}}$			250			250	kbps	Within PWD limit
Propagation Delay	$t_{\text{PHL}}, t_{\text{PLH}}$	0.1		2.6	0.1		2.6	$\mu\text{s}$	50% input to 50% output
Pulse Width	PW	4			4			$\mu\text{s}$	Within PWD limit
Jitter, Low Speed	$J_{\text{LS}}$			2.5			2.5	$\mu\text{s}$	
$V_{\text{IX}}$ <sup>3</sup> Minimum Input Skew <sup>4</sup>	$t_{\text{VIX\_SKEW}}$	10			10			ns	

<sup>1</sup> Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.

<sup>2</sup> The  $\overline{\text{MSS}}$  signal is glitch filtered in both speed grades, whereas the other fast signals are not glitch filtered in the B grade. To guarantee that  $\overline{\text{MSS}}$  reaches the output ahead of another fast signal, set up  $\overline{\text{MSS}}$  prior to the competing signal by different times depending on speed grade.

<sup>3</sup>  $V_{\text{IX}} = V_{\text{IA}}$  or  $V_{\text{IB}}$ .

<sup>4</sup> An internal asynchronous clock, not available to users, samples the low speed signals. If edge sequence in codirectional channels is critical to the end application, the leading pulse must be at least  $1 t_{\text{VIX\_SKEW}}$  time ahead of a later pulse to guarantee the correct order or simultaneous arrival at the output.

Table 9. For All Grades<sup>1, 2, 3</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
<b>SUPPLY CURRENT</b>						
1 MHz, A Grade and B Grade	$I_{\text{DD1}}$		3.5	6	mA	$C_L = 0\text{ pF}$ , $\text{DR}_{\text{FAST}} = 1\text{ MHz}$ , $\text{DR}_{\text{SLOW}} = 0\text{ MHz}$

## SPECIFICATIONS

Table 9. For All Grades<sup>1, 2, 3</sup> (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
17 MHz, B Grade	I <sub>DD2</sub>		6.8	11	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 1 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD1</sub>		12.5	20	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
	I <sub>DD2</sub>		14	21	mA	C <sub>L</sub> = 0 pF, DR <sub>FAST</sub> = 17 MHz, DR <sub>SLOW</sub> = 0 MHz
DC SPECIFICATIONS						
MCLK, $\overline{\text{MSS}}$ , MO, SO, V <sub>IA</sub> , V <sub>IB</sub>						
Input Threshold						
Logic High	V <sub>IH</sub>	0.7 × V <sub>DDx</sub>			V	
Logic Low	V <sub>IL</sub>			0.3 × V <sub>DDx</sub>	V	
Input Hysteresis	V <sub>IHYST</sub>		500		mV	
Input Current per Channel	I <sub>I</sub>	-1	+0.01	+1	μA	0 V ≤ V <sub>INPUT</sub> ≤ V <sub>DDx</sub>
SCLK, $\overline{\text{SSS}}$ , MI, SI, V <sub>OA</sub> , V <sub>OB</sub> , DCLK						
Output Voltages						
Logic High	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	V <sub>DDx</sub>		V	I <sub>OUTPUT</sub> = -20 μA, V <sub>INPUT</sub> = V <sub>IH</sub>
		V <sub>DDx</sub> - 0.4	V <sub>DDx</sub> - 0.2		V	I <sub>OUTPUT</sub> = -4 mA, V <sub>INPUT</sub> = V <sub>IH</sub>
Logic Low	V <sub>OL</sub>		0.0	0.1	V	I <sub>OUTPUT</sub> = 20 μA, V <sub>INPUT</sub> = V <sub>IL</sub>
			0.2	0.4	V	I <sub>OUTPUT</sub> = 4 mA, V <sub>INPUT</sub> = V <sub>IL</sub>
V <sub>DD1</sub> , V <sub>DD2</sub> Undervoltage Lockout	UVLO		2.6		V	
Supply Current for All Low Speed Channels						
Quiescent Side 1 Current	I <sub>DD1(Q)</sub>		2.9		mA	
Quiescent Side 2 Current	I <sub>DD2(Q)</sub>		6.1		mA	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>4</sup>	CM	25	35		kV/μs	V <sub>INPUT</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V Transient magnitude = 800 V

<sup>1</sup> V<sub>DDx</sub> = V<sub>DD1</sub> or V<sub>DD2</sub>.

<sup>2</sup> V<sub>INPUT</sub> is the input voltage of any of the MCLK,  $\overline{\text{MSS}}$ , MO, SO, V<sub>IA</sub>, or V<sub>IB</sub> pins.

<sup>3</sup> I<sub>OUTPUT</sub> is the output current of any of the SCLK, DCLK,  $\overline{\text{SSS}}$ , MI, SI, V<sub>OA</sub>, or V<sub>OB</sub> pins.

<sup>4</sup> |CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining output voltages within the V<sub>OH</sub> and V<sub>OL</sub> limits. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## SPECIFICATIONS

## PACKAGE CHARACTERISTICS

Table 10.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	C <sub>I-O</sub>		1.0		pF	f = 1 MHz
Input Capacitance <sup>2</sup>	C <sub>I</sub>		4.0		pF	
IC Junction-to-Case Thermal Resistance	θ <sub>JC</sub>		68.5		°C/W	4-layer JEDEC test board, JESD 51-7 specification

<sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together, and Pin 11 through Pin 20 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM3150 is pending approval by the organizations listed in Table 11. See Table 16 and the [Insulation Lifetime](#) section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 11.

UL	CSA	VDE
UL 1577 <sup>1</sup> Single Protection, 3750 V rms	IEC/EN/CSA 62368-1 Basic insulation, 510 V rms Reinforced insulation, 255 V rms	DIN EN IEC 60747-17 (VDE 0884-17) <sup>2</sup> Reinforced insulation, 565 V peak
File E214100	File 205078	Certificate No. 40011599

<sup>1</sup> In accordance with UL 1577, the ADuM3150 is proof tested by applying an insulation test voltage ≥ 4500 V rms for 1 second (current leakage detection limit = 10 μA).

<sup>2</sup> In accordance with DIN EN IEC 60747-17 (VDE 0884-17), the ADuM3150 is proof tested by applying an insulation test voltage ≥ 1059 V peak for 1 second (partial discharge detection limit = 5 pC).

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 12.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		3750	V rms	1-minute duration
Minimum External Air Gap (Clearance) <sup>1,2</sup>	L(I01)	5.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	5.3	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		18	μm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN IEC 112/VDE 0303 Part 1
Material Group		I		Material Group per IEC 60664-1

<sup>1</sup> In accordance with IEC 62368-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 m.

<sup>2</sup> Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.


**SPECIFICATIONS**

**DIN EN IEC 60747-17 (VDE 0884-17) INSULATION CHARACTERISTICS**

This isolator is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marked on packages denotes DIN EN IEC 60747-17 (VDE 0884-17) approval.

**Table 13.**

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 For Rated Mains Voltage ≤ 150 V rms For Rated Mains Voltage ≤ 300 V rms For Rated Mains Voltage ≤ 400 V rms			I to IV I to III I to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Isolation Voltage		V <sub>IORM</sub>	565	V peak
Maximum Working Isolation Voltage		V <sub>IOWM</sub>	400	V rms
Input-to-Output Test Voltage, Method b1	V <sub>IORM</sub> × 1.875 = V <sub>pd(m)</sub> , 100% production test, t <sub>m</sub> = 1 sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	1059	V peak
Input-to-Output Test Voltage, Method a After Environmental Tests Subgroup 1	V <sub>IORM</sub> × 1.6 = V <sub>pd(m)</sub> , t <sub>m</sub> = 60 sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	904	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	V <sub>IORM</sub> × 1.2 = V <sub>pd(m)</sub> , t <sub>m</sub> = 60 sec, partial discharge < 5 pC	V <sub>pd(m)</sub>	678	V peak
Maximum Transient Isolation Voltage	V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 sec (100% production)	V <sub>IOTM</sub>	5000	V peak
Maximum Impulse Voltage	Surge voltage in air, waveform per IEC 61000-4-5	V <sub>IMP</sub>	5000	V peak
Maximum Surge Isolation Voltage	V <sub>TEST</sub> ≥ 1.3 × V <sub>IMP</sub> (sample test), tested in oil, waveform per IEC 61000-4-5	V <sub>IOSM</sub>	10,000	V peak
Safety Limiting Values Case Temperature	Maximum value allowed in the event of a failure (see Figure 2)	T <sub>S</sub>	150	°C
Safety Total Dissipated Power		P <sub>S1</sub>	1.4	W
Insulation Resistance at T <sub>S</sub>	V <sub>IO</sub> = 500 V	R <sub>S</sub>	>10 <sup>9</sup>	Ω



**Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN IEC 60747-17 (VDE 0884-17)**

## SPECIFICATIONS

## RECOMMENDED OPERATING CONDITIONS

Table 14.

Parameter	Symbol	Min	Max	Unit
Operating Temperature Range	$T_A$	-40	+125	°C
Supply Voltage Range <sup>1</sup>	$V_{DD1}, V_{DD2}$	3.0	5.5	V
Input Signal Rise/Fall Times			1.0	ms

<sup>1</sup> See the [DC Correctness and Magnetic Field Immunity](#) section for information on the immunity to external magnetic fields.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 15.**

Parameter	Rating <sup>1</sup>
Storage Temperature ( $T_{ST}$ ) Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Ambient Operating Temperature ( $T_A$ ) Range	$-40^\circ\text{C}$ to $+125^\circ\text{C}$
Supply Voltages ( $V_{DD1}$ , $V_{DD2}$ )	$-0.5\text{ V}$ to $+7.0\text{ V}$
Input Voltages ( $V_{IA}$ , $V_{IB}$ , MCLK, MO, SO, MSS)	$-0.5\text{ V}$ to $V_{DDx} + 0.5\text{ V}$
Output Voltages (SCLK, DCLK, $\overline{\text{SS}}$ , MI, SI, $V_{OA}$ , $V_{OB}$ )	$-0.5\text{ V}$ to $V_{DDx} + 0.5\text{ V}$
Average Output Current per Pin <sup>2</sup>	$-10\text{ mA}$ to $+10\text{ mA}$
Common-Mode Transients <sup>3</sup>	$-100\text{ kV}/\mu\text{s}$ to $+100\text{ kV}/\mu\text{s}$

<sup>1</sup>  $V_{DDx} = V_{DD1}$  or  $V_{DD2}$ .

<sup>2</sup> See Figure 2 for maximum safety rated current values across temperature.

<sup>3</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## MAXIMUM CONTINUOUS WORKING VOLTAGE

**Table 16. ADuM3150 Maximum Continuous Working Voltage**

Parameter	Rating	Unit	Applicable Certification
AC Voltage Bipolar Waveform	565	V peak	Reinforced insulation rating per IEC 60747-17 (VDE 0884-17) <sup>1</sup>

<sup>1</sup> Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier. See the [Insulation Lifetime](#) section for details.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 17. Pin Function Descriptions

Pin No.	Mnemonic	Direction	Description
1	V <sub>DD1</sub>	Power	Input Power Supply for Side 1. A bypass capacitor from V <sub>DD1</sub> to GND <sub>1</sub> to local ground is required.
2,10	GND <sub>1</sub>	Return	Ground 1. Ground reference for Isolator Side 1.
3	MCLK	Input	SPI Clock from the Main Controller.
4	MO	Input	SPI Data from the Main MO/SI Line.
5	MI	Output	SPI Data from Subordinate to the Main MI/SO Line.
6	MSS	Input	Subordinate Select from the Main. This signal uses an active low logic. The subordinate select pin may require as much as 10 ns setup time from the next clock or data edge, depending on speed grade.
7	V <sub>IA</sub>	Input	Low Speed Data Input A.
8	V <sub>OB</sub>	Output	Low Speed Data Output B.
9	DCLK	Output	Delayed Clock Output. This pin provides a delayed copy of the MCLK.
11,19	GND <sub>2</sub>	Return	Ground 2. Ground reference for Isolator Side 2.
12	NIC	None	No Internal Connection. This pin is not internally connected and serves no function in the ADuM3150.
13	V <sub>IB</sub>	Input	Low Speed Data Input B.
14	V <sub>OA</sub>	Output	Low Speed Data Output A.
15	SSS	Output	Subordinate Select to the Subordinate. This signal uses an active low logic.
16	SO	Input	SPI Data from the Subordinate to the Main MI/SO Line.
17	SI	Output	SPI Data from the Main to the Subordinate MO/SI Line.
18	SCLK	Output	SPI Clock from the Main Controller.
20	V <sub>DD2</sub>	Power	Input Power Supply for Side 2. A bypass capacitor from V <sub>DD2</sub> to GND <sub>2</sub> to local ground is required.

Table 18. Power Off Default State Truth Table (Positive Logic)<sup>1</sup>

V <sub>DD1</sub> State	V <sub>DD2</sub> State	Side 1 Outputs	Side 2 Outputs	SSS	Notes
Unpowered	Powered	Z	Z	Z	Outputs on an unpowered side are high impedance within one diode drop of ground
Powered	Unpowered	Z	Z	Z	Outputs on an unpowered side are high impedance within one diode drop of ground

<sup>1</sup> Z is high impedance.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Typical Dynamic Supply Current per Input Channel vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 7. Typical I<sub>DD2</sub> Supply Current vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 5. Typical Dynamic Supply Current per Output Channel vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 8. Typical Propagation Delay vs. Ambient Temperature for High Speed Channels Without Glitch Filter (See the High Speed Channels Section for Additional Information)




Figure 6. Typical I<sub>DD1</sub> Supply Current vs. Data Rate for 5.0 V and 3.3 V Operation




Figure 9. Typical Propagation Delay vs. Ambient Temperature for High Speed Channels with Glitch Filter (See the High Speed Channels Section for Additional Information)



## APPLICATIONS INFORMATION

### INTRODUCTION

The ADuM3150 is part of a family of devices created to optimize isolation of SPI for speed and provide additional low speed channels for control and status monitoring functions. The isolators are based on differential signaling *iCoupler* technology for enhanced speed and noise immunity.

### High Speed Channels

The ADuM3150 has four high speed channels. The first three, CLK, MI/SO, and MO/SI (the slash indicates the connection of the particular input and output, forming a datapath across the isolator that corresponds to an SPI bus signal), are optimized for either low propagation delay in the B grade, or high noise immunity in the A grade. The difference between the grades is the addition of a glitch filter to these three channels in the A grade version, which increases propagation delay. The B grade version, with a maximum propagation delay of 14 ns, supports a maximum clock rate of 17 MHz in a standard 4-wire SPI. However, because the glitch filter is not present in the B grade version, ensure that spurious glitches of less than 10 ns are not present.

Glitches of less than 10 ns in the B grade devices can cause the second edge of the glitch to be missed. This pulse condition is seen as a spurious data transition on the output that is corrected by a refresh or the next valid data edge. It is recommended to use A grade devices in noisy environments.

The relationship between the SPI signal paths and the pin mnemonics of the ADuM3150 and data directions is summarized in Table 19.

**Table 19. Pin Mnemonic Correspondence to SPI Signal Path Names**

SPI Signal Path	Main Side 1	Data Direction	Subordinate Side 2
CLK	MCLK	→	SCLK
MO/SI	MO	→	SI
MI/SO	MI	←	SO
SS	MSS	→	SSS

The datapaths are SPI mode agnostic. The CLK and MO/SI SPI datapaths are optimized for propagation delay and channel-to-channel matching. The MI/SO SPI datapath is optimized for propagation delay. The device does not synchronize to the clock channel, so there are no constraints on the clock polarity or the timing with respect to the data lines. To allow compatibility with nonstandard SPI interfaces, the MI pin is always active, and does not tristate when the subordinate select is not asserted. This precludes tying several MI lines together without adding a tristate buffer or multiplexor.

The  $\overline{SS}$  (subordinate select bar) is typically an active low signal. It can have many different functions in SPI and SPI like busses. Many of these functions are edge triggered; therefore, the  $\overline{SS}$  path contains a glitch filter in both the A grade and the B grade. The glitch filter prevents short pulses from propagating to the output or causing other errors in operation. The  $\overline{MSS}$  signal requires a 10 ns

setup time in the B grade prior to the first active clock edge to allow for the added propagation time of the glitch filter.


### Low Speed Data Channels

The low speed data channels are provided as economical isolated datapaths where timing is not critical. The dc value of all high and low speed inputs on a given side of the device is sampled simultaneously, packetized, and shifted across an isolation coil. The high speed channels are compared for dc accuracy, and the low speed data is transferred to the appropriate low speed outputs. The process is then reversed by reading the inputs on the opposite side of the device, packetizing them, and sending them back for similar processing. The dc correctness data for the high speed channels is handled internally, and the low speed data is clocked to the outputs simultaneously.

This bidirectional data shuttling is regulated by a free running internal clock. Because data is sampled at discrete times based on this clock, the propagation delay for a low speed channel is between 400 ns and 1.7  $\mu$ s depending on where the input data edge changes with respect to the internal sample clock.

Figure 10 illustrates the behavior of the low speed channels.

- Point A: The data may change as much as 2.5  $\mu$ s before it is sampled, then it takes about 100 ns to propagate to the output. This appears as 2.5  $\mu$ s of uncertainty in the propagation delay time.
- Point B: Data pulses that are less than the minimum low speed pulse width may not be transmitted at all because they may not be sampled.



**Figure 10. Low Speed Channel Timing**

### Delay Clock

The DCLK function is provided to allow SPI data transfers at speeds beyond the limitations usually set by propagation delay. The maximum speed of the clock in a 4-wire SPI application is set by the requirement that data shifts out on one clock edge and returning data shifts in on the complementary clock edge. In isolated systems, the delay through the isolator is significant. The first clock edge, telling the subordinate to present its data, must

**APPLICATIONS INFORMATION**

propagate through the isolator. The subordinate acts upon it and data propagates back through the isolator to the main. The data must arrive back at the main before the complementary clock edge for the data to shift properly into the main.

For the example shown in Figure 11, if an isolator had a 50 ns propagation delay, it would require more than 100 ns for the response from the subordinate to arrive back at the main. This means that the fastest clock period for the SPI bus is 200 ns or 5 MHz, and assumes ideal conditions, such as no trace propagation delay or delay in the subordinate for simplicity.




Figure 11. Standard SPI Configuration

To avoid this limitation on the SPI clock, a second receive buffer can be used as shown in Figure 12, together with a clock signal that is delayed to match the data coming back from the subordinate. The proper delay of the clock was accomplished in the past by sending a copy of the clock back through a matching isolator channel and using the delayed clock to shift the subordinate data into a secondary buffer. Using an extra channel is costly because it consumes an additional high speed isolator channel.




Figure 12. High Speed SPI Using Isolation Channel Delay

The ADuM3150 eliminates the need for the extra high speed channel by implementing a delay circuit on the main side, as shown in Figure 13. DCLK is trimmed at the production test to match the round trip propagation delay of each isolator. The DCLK signal can be used as if the clock signal had propagated alongside the data from the subordinate in the scheme outlined previously.




Figure 13. High Speed SPI Using Precision Clock Delay

This configuration can operate at clock rates of up to 40 MHz. The MI/SO data is shifted into the secondary receive buffer by DCLK and then transferred internally by the main to its final destination. The ADuM3150 does not need to use an extra expensive isolator channel to achieve these data transfer speeds. Note that the  $\overline{SS}$  channel is not shown here for clarity.

**PRINTED CIRCUIT BOARD (PCB) LAYOUT**

The ADuM3150 digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both input and output supply pins:  $V_{DD1}$  and  $V_{DD2}$  (see Figure 14). The capacitor value must be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.




Figure 14. Recommended PCB Layout

In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the PCB layout so that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this may cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

**PROPAGATION DELAY RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-to-output propagation delay time for a high-to-low transition can differ from the propagation delay time of a low-to-high transition.




Figure 15. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values, and an indication of how accurately the timing of the input signal is preserved.

**APPLICATIONS INFORMATION**

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM3150 component.

**DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY**

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than ~1.2 μs, a periodic set of refresh pulses indicative of the correct input state are sent via the low speed channel to ensure dc correctness at the output.

If the low speed decoder receives no pulses for more than approximately 5 μs, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a high-Z state by the watchdog timer circuit.

The limitation on the magnetic field immunity of the device is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM3150 is examined in a 3 V operating condition because it represents the most susceptible mode of operation for this product.

The pulses at the transformer output have amplitudes greater than 1.5 V. The decoder has a sensing threshold of about 1.0 V, therefore establishing a 0.5 V margin in which induced voltages are tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum\pi r_n^2; n = 1, 2, \dots, N \tag{1}$$

where:

$\beta$  is the magnetic flux density.

$r_n$  is the radius of the  $n^{th}$  turn in the receiving coil.

$N$  is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM3150 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 16.




Figure 16. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it would reduce the received pulse from >1.0 V to 0.75 V. This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3150 transformers. Figure 17 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM3150 is very insensitive to external fields. Only extremely large, high frequency currents very close to the component may potentially be concerns. For the 1 MHz example noted, placing a 1.2 kA current 5 mm away from the ADuM3150 affects component operation.




Figure 17. Maximum Allowable Current for Various Current to ADuM3150 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by PCB traces may induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

## APPLICATIONS INFORMATION

### POWER CONSUMPTION

The supply current at a given channel of the ADuM3150 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel and whether it is a high or low speed channel.

The low speed channels draw a constant quiescent current caused by the internal ping-pong datapath. The operating frequency is low enough that the capacitive losses caused by the recommended capacitive load are negligible compared to the quiescent current. The explicit calculation for the data rate is eliminated for simplicity, and the quiescent current for each side of the isolator due to the low speed channels can be found in [Table 3](#), [Table 5](#), [Table 7](#), and [Table 9](#) for the particular operating voltages. These quiescent currents add to the high speed current as shown in the following equations for the total current for each side of the isolator. Dynamic currents are from [Table 3](#) and [Table 5](#) for the respective voltages.

For Side 1, the supply current is given by

$$I_{DD1} = I_{DD1(D)} \times (f_{MCLK} + f_{MO} + \overline{f_{MSS}}) + f_{MI} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(MI)} \times V_{DD1})) + f_{DCLK} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(DCLK)} \times V_{DD1})) + I_{DD1(Q)} \quad (2)$$

For Side 2, the supply current is given by

$$I_{DD2} = I_{DD1(D)} \times f_{SO} + f_{SCLK} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(SCLK)} \times V_{DD2})) + f_{SI} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(SI)} \times V_{DD2})) + f_{SSx} \times (I_{DDO(D)} + ((0.5 \times 10^{-3}) \times C_{L(SSx)} \times V_{DD2})) + I_{DD2(Q)} \quad (3)$$

where:

$I_{DD1(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

$C_{L(x)}$  is the load capacitance of the specified output (pF).

$V_{DDx}$  is the supply voltage of the side being evaluated (V).

$f_x$  is the logic signal data rate for the specified channel (Mbps).

$I_{DD1(Q)}$ ,  $I_{DD2(Q)}$  are the specified Side 1 and Side 2 quiescent supply currents (mA).

[Figure 4](#) and [Figure 5](#) show the supply current per channel as a function of data rate for an input and unloaded output. [Figure 6](#) and [Figure 7](#) show the total  $I_{DD1}$  and  $I_{DD2}$  supply current as a function of data rate for ADuM3150 channel configurations with all high speed channels running at the same speed and the low speed channels at idle.

### INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3150.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in [Table 16](#) summarize the maximum continuous working voltages as per IEC 60747-17. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

## OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
RS-20	SSOP	20-Lead Shrink Small Outline Package

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM3150ARSZ	-40°C to +125°C	20-Lead SSOP	Tube, 66	RS-20
ADuM3150ARSZ-RL7	-40°C to +125°C	20-Lead SSOP, 7" Tape and Reel	Reel, 500	RS-20
ADuM3150BRSZ	-40°C to +125°C	20-Lead SSOP	Tube, 66	RS-20
ADuM3150BRSZ-RL7	-40°C to +125°C	20-Lead SSOP, 7" Tape and Reel	Reel, 500	RS-20

<sup>1</sup> Z = RoHS Compliant Part.

## NUMBER OF INPUTS, MAXIMUM DATA RATE, MAXIMUM PROPAGATION DELAY, AND ISOLATION RATING OPTIONS

Model <sup>1</sup>	No. of Inputs, V <sub>DD1</sub> Side	No. of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (MHz)	Maximum Propagation Delay, 5 V (ns)	Isolation Rating (V ac)
ADuM3150ARSZ	4	2	10	25	3750
ADuM3150ARSZ-RL7	4	2	10	25	3750
ADuM3150BRSZ	4	2	17	14	3750
ADuM3150BRSZ-RL7	4	2	17	14	3750

<sup>1</sup> Z = RoHS Compliant Part.

## EVALUATION BOARDS

Model <sup>1</sup>	Description
EVAL-ADuM3150Z	Evaluation Board

<sup>1</sup> Z = RoHS Compliant Part.