Overview
Features and Benefits
- 400 MHz core clock speed
- 3 Mbits of on-chip RAM
- 4 Mbits of on-chip ROM with industry standard audio decoders
- FIR, IIR, and FFT accelerators
- 16-bit wide SDR SDRAM external memory interface
- Digital Applications Interface (DAI) enabling user-definable access to peripherals including an S/P DIF Tx/Rx, and 8-channel asynchronous sample rate converter
- Fully enhanced DMA engine including scatter/gather DMA, delay line DMA
- 8 serial ports (SPORTs) supporting I2S, left-justified sample pair, DSP Serial and TDM modes
- 2 SPI-compatible ports supporting master and slave modes
- UART and Two-Wire Interface
- 16 Pulse Width Modulation (PWM) channels
- 3 full-featured timers
- 176 ld LQFP EPAD package
- Commercial temperature range
Product Details
The fourth generation of SHARC® Processors now includes the ADSP-21483, ADSP-21486, ADSP-21487, ADSP-21489 and offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the fourth generation SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.
The ADSP-21483 offers the highest performance–400 MHz/2400 MFLOPs–in an LQFP package within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21483 particularly well suited to address the consumer audio segment. In addition to its high core performance, the ADSP-21483 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to external memory by providing a glueless interface to 16-bit wide SDR SDRAMs.
Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, IDP, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as SPI,UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).
Product Categories
Markets and Technologies
Customers must be licensed for the appropriate Dolby and DTS technologies which exist in the on-chip ROM. Minimum annual volume requirements apply.
Please contact your local Analog Devices sales office for more information regarding the use of these products.
Product Lifecycle
Production
At least one model within this product family is in production and available for purchase. The product is appropriate for new designs but newer alternatives may exist.
Evaluation Kits (3)
Documentation & Resources
-
EE-379: ADSP-214xx vs ADSP-SC58x/ADSP-2158x - Peripheral Considerations (Rev. 1)11/27/2017
-
EE-112: Class Implementation in Analog C++11/14/2016
-
EE-356: Emulator and Evaluation Hardware Troubleshooting Guide for CCES Users (Rev. 2)2/14/2015
-
• EE-356: Associated Files
ZIP -
EE-357: Static Voltage Scaling for ADSP-2148x SHARC® Processors (Rev. 1)4/16/2013
-
• EE-357: Code Example (Rev 1, 03/2013)
ZIP -
EE-355: Expert In-Circuit FLASH Programmer for SHARC® Processors (Rev. 1)8/20/2012
-
• EE-355: Code Example (Rev 1, 08/2012)
ZIP -
EE-352: Soldering Considerations for Exposed-Pad Packages (Rev. 1)6/3/2012
-
• EE-352: Associated Files
ZIP -
EE-346: Using the On-Chip Thermal Diode on Analog Devices Processors (Rev. 2)9/7/2010
-
• EE-346: Code example (Rev 2, 08/2010)
ZIP -
EE-243: Using the Expert DAI for SHARC® Processors (Rev. 7)7/6/2010
-
• EE-243: Code example (Rev 7, 06/2010)
ZIP -
EE-348: Estimating Power for ADSP-214xx SHARC®Processors (Rev. 4)4/6/2010
-
• EE-348: Power Calculator (Rev 4, 02/2011)
ZIP -
EE-332: Cycle Counting and Profiling (Rev. 2)8/18/2009
-
• EE-332: Code example
ZIP -
EE-322: Expert Code Generator for SHARC® Processors (Rev. 5)6/15/2009
-
• EE-322: Code Example (Rev 5, 01/2012)
ZIP -
EE-340: Connecting SHARC® and Blackfin® Processors over SPI (Rev. 1)5/8/2009
-
• EE-340: Code example
ZIP -
EE-323: Implementing Dynamically Loaded Software Modules (Rev. 1)3/8/2008
-
• EE-323: Associated Code
ZIP -
EE-175: Emulator and Evaluation Hardware Troubleshooting Guide for VisualDSP++ Users (Rev. 14)5/21/2007
-
• EE-175: Associated Files
ZIP -
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev. 1)12/5/2006
-
EE-290: Managing the Core PLL on SHARC® Processors (Rev. 5)7/12/2006
-
• EE-290: Code Example (Rev 5, 03/2012)
ZIP -
EE-286: Interfacing SDRAM Memories to SHARC® Processors (Rev. 5)12/1/2005
-
• EE-286: Code Example (Rev 5, 11/2010)
ZIP -
EE-270: Extended-Precision Fixed-Point Arithmetic on SIMD SHARC® Processors (Rev. 1)7/8/2005
-
• EE-270 Software Code
ZIP -
EE-264: Interfacing MultiMediaCard™ with ADSP-2126x SHARC® Processors (Rev. 1)5/6/2005
-
• EE-264 Software Code
ZIP -
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev. 1)4/4/2005
-
• EE-267 Software Code
ZIP -
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev. 1)2/15/2005
-
EE-260: Interfacing AD7865 Parallel ADCs to ADSP-2136x SHARC® Processors (Rev. 1)12/17/2004
-
• EE-260 Software Code
ZIP -
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev. 3)9/15/2004
-
• EE-202 Software Code
ZIP -
EE-232: Configuring the Signal Routing Unit of ADSP-2126x SHARC® DSPs (Rev. 1)2/18/2004
-
EE-210: SDRAM Selection and Configuration Guidelines for ADI Processors (Rev. 2)10/27/2003
-
EE-189: Link Port Tips & Tricks For ADSP-2106x & ADSP-2116x SHARC® DSPs10/27/2003
-
EE-177: SHARC® SPI Slave Booting (Rev. 3)5/2/2003
-
• EE-177: Code Example (Rev 3, 01/2007)
ZIP -
EE-68: Analog Devices JTAG Emulation Technical Reference (Rev. 10)12/20/2002
-
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++9/18/2002
-
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev. 2)9/17/2002
-
• EE-69: Code Example (Rev 2, 01/2007)
ZIP -
EE-110: A Quick Primer on ELF and DWARF File Formats5/17/2000
-
EE-104: Setting Up Streams with the VisualDSP Debugger11/5/1999
-
• EE-104 Software Code
ZIP
-
SHARC Processors: Manuals9/10/2015
-
Getting Started with SHARC2/14/2015
-
ADSP-214xx SHARC® Processor Hardware Reference (Rev. 1.1)8/17/2009
-
Documentation Errata
-
VisualDSP++® 5.0 Assembler and Preprocessor Manual (Rev. 3.4)11/15/2009
-
VisualDSP++® 5.0 Loader and Utilities Manual (Rev. 2.5)11/13/2009
-
Documentation Errata
-
VisualDSP++® 5.0 Licensing Guide (Rev. 1.4)11/13/2009
-
VisualDSP++® 5.0 Kernel (VDK) Users Guide (Rev. 3.5)11/13/2009
-
VisualDSP++® 5.0 Linker and Utilities Manual (Rev. 3.5)11/13/2009
-
VisualDSP++® 5.0 Users Guide (Rev. 3.0)12/9/2007
-
VisualDSP++® 5.0 Quick Installation Reference Card (Rev. 3.1)8/30/2007
-
VisualDSP++® 5.0 Getting Started Guide (Rev. 3.0)8/30/2007
-
Documentation Errata
-
VisualDSP++® 5.0 Product Release Bulletin (Rev. 3.0)8/30/2007
Software & Systems Requirements
Software & Tools Anomaly
Software Development Tools
SigmaStudio®
Graphical development tool for programming, development, and tuning software for ADI DSP audio processors and A2B® transceivers.
SigmaStudio®+
System level solution for Automotive Audio, Connectivity and Algorithm/IP applications
Tools & Simulations
BSDL Model File
Support & Discussions
ADSP-21483 Discussions
Evaluation Boards
Pricing displayed is based on 1-piece.
Up to two boards can be purchased through Analog.com. To order more than two, please purchase through one of our listed distributors.
Pricing displayed is based on 1-piece. The USA list pricing shown is for budgetary use only, shown in United States dollars (FOB USA per unit), and is subject to change. International prices may vary due to local duties, taxes, fees and exchange rates.