ADCLK905

RECOMMENDED FOR NEW DESIGNS

Ultrafast SiGe ECL Clock/Data Buffers

Viewing:

Overview

  • 95 ps propagation delay
  • 7.5 GHz toggle rate
  • 60 ps typical output rise/fall
  • 60 fs random jitter (RJ)
  • On-chip terminations at both input pins
  • Extended industrial temperature range: −40°C to +125°C
  • 2.5 V to 3.3 V power supply (VCC − VEE)

The ADCLK905 (one input, one output), ADCLK907 (dual one input, one output), and ADCLK925 (one input, two outputs) are ultrafast clock/data buffers fabricated on the Analog Devices, Inc., proprietary XFCB3 silicon germanium (SiGe) bipolar process.

The ADCLK905/ADCLK907/ADCLK925 feature full-swing emitter coupled logic (ECL) output drivers. For PECL (positive ECL) operation, bias VCC to the positive supply and VEE to ground. For NECL (negative ECL) operation, bias VCC to ground and VEE to the negative supply.

The buffers offer 95 ps propagation delay, 7.5 GHz toggle rate, 10 Gbps data rate, and 60 fs random jitter (RJ).

The inputs have center tapped, 100 Ω, on-chip termination resistors. A VREF pin is available for biasing ac-coupled inputs.

The ECL output stages are designed to directly drive 800 mV each side into 50 Ω terminated to VCC − 2 V for a total differential output swing of 1.6 V.

The ADCLK905/ADCLK907/ADCLK925 are available in 16-lead LFCSP packages.

Applications

  • Clock and data signal restoration and level shifting
  • Automated test equipment (ATE)
  • High speed instrumentation
  • High speed line receivers
  • Threshold detection
  • Converter clocking

ADCLK905
Ultrafast SiGe ECL Clock/Data Buffers
ADCLK905 Functional Block Diagram ADCLK905 Pin Configuration
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Tools & Simulations

ADIsimCLK Design and Evaluation Software

ADIsimCLK is the design tool developed specifically for Analog Devices' range of ultra-low jitter clock distribution and clock generation products. Whether your application is in wireless infrastructure, instrumentation, networking, broadband, ATE or other areas demanding predictable clock performance, ADIsimCLK will enable you to rapidly develop, evaluate and optimize your design.

Open Tool

ADCLK905 IBIS Model 1


Evaluation Kits

EVAL-ADCLK905

ADCLK905 Evaluation Board

Product Details

The ADCLK905/ADCLK907/ADCLK925 clock buffers are very fast, making it important to use adequate high bandwidth instruments to evaluate them. To that end, the evaluation board is fabricated using a high quality dielectric material between layers to maintain high signal integrity. Transmission line paths are kept as close to 50 Ω as possible.

EVAL-ADCLK905
ADCLK905 Evaluation Board

Reference Designs

Block Diagram of the EVAL-CN0290-SDPZ
CN0290 Circuits from the lab

Extending the Low Frequency Range of a High Performance Phase Locked Loop

Features and Benefits

  • Phase locked loop with extended low frequency range
  • LO down to 10MHz, RF down to 100MHz
  • Low distortion and phase noise
CN0290
Extending the Low Frequency Range of a High Performance Phase Locked Loop
Block Diagram of the EVAL-CN0290-SDPZ

Latest Discussions

Recently Viewed