The AD9655 is a dual, 16-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample-and-hold circuit designed for low cost, low power, small size, and ease of use. The product operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.

The ADC requires a single 1.8 V power supply and an LVPECL-/CMOS-/LVDS-compatible sample rate clock for full performance operation. External reference or driver components are not required for many applications.

The ADC automatically multiplies the sample rate clock for the appropriate LVDS serial data rate. A data clock output (DCO) for capturing data on the output and a frame clock output (FCO) for signaling a new output byte are provided. Individual channel power-down is supported.

The AD9655 typically consumes less than 2 mW in SPI powerdown mode. The available digital test patterns include built-in deterministic and pseudorandom patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).

The AD9655 is available in a RoHS-compliant, 32-lead LFCSP. It is specified over the industrial temperature range of −40°C to +85°C. This device is protected by a U.S. patent.

PRODUCT HIGHLIGHTS

1. Small Footprint. Two ADCs are contained in a small, spacesaving package.
2. Pin compatible to the AD9645 14-bit and AD9635 12-bit dual ADCs.
3. Ease of use. A DCO operates at frequencies of up to 500 MHz and supports double data rate (DDR) operation.
4. User Flexibility. The SPI control offers a wide range of flexible features to meet specific system requirements.

APPLICATIONS

• Communications
• Diversity radio systems
• Multimode digital receivers
• GSM, EDGE, W-CDMA, LTE, CDMA2000, WiMAX, TD-SCDMA
• I/Q demodulation systems
• Smart antenna systems
• Broadband data applications
• Battery-powered instruments
• Hand held scope meters
• Portable medical imaging
• Radar/LIDAR