AD4630-24

RECOMMENDED FOR NEW DESIGNS

24-Bit, 2 MSPS Dual Channel SAR ADC

Viewing:

Overview

  • High performance
    • Throughput: 2 MSPS (AD4630-24) or 500 kSPS (AD4632-24) per channel maximum
    • INL: ±0.9 ppm maximum from −40°C to +125°C
    • SNR: 105.7 dB typical
    • THD: −127 dB typical
    • NSD: −166 dBFS/Hz typical
  • Low power
    • 15 mW per channel at 2 MSPS
    • 5 mW per channel at 500 kSPS
    • 1.5 mW per channel at 10 kSPS
  • Easy Drive features reduce system complexity
    • Low 0.6 μA input current for dc inputs at 2 MSPS
    • Wide input common-mode range: −(1/128) × VREF to +(129/128) × VREF
  • Flexible external reference voltage range: 4.096 V to 5 V
    • Accurate integrated reference buffer with 2 μF bypass capacitor
  • Programmable block averaging filter with up to 216 decimation
    • Extended sample resolution to 30 bits
    • Overrange and synchronization bits
  • Flexi-SPI digital interface
    • 1, 2, or 4 SDO lanes per channel allows slower SCK
    • Echo clock mode simplifies use of digital isolator
    • Compatible with 1.2 V to 1.8 V logic
  • 7 mm × 7 mm 64-Ball CSP_BGA package with internal supply and reference capacitors to help reduce system footprint

The AD4630-24/AD4632-24 are two-channel, simultaneous sampling, Easy Drive, 2 MSPS or 500 kSPS successive approximation register (SAR) analog-to-digital converters (ADCs). With a guaranteed maximum ±0.9 ppm INL and no missing codes at 24 bits, the AD4630-24/AD4632-24 achieve unparalleled precision from −40°C to +125°C. Figure 1 in the data sheet shows the functional architecture of the AD4630-24/AD4632-24.

A low drift, internal precision reference buffer eases voltage reference sharing with other system circuitry. The AD4630-24/ AD4632-24 offer a typical dynamic range of 106 dB when using a 5 V reference. The low noise floor enables signal chains requiring less gain and lower power. A block averaging filter with programmable decimation ratio can increase dynamic range up to 153 dB. The wide differential input and common-mode ranges allow inputs to use the full voltage reference (±VREF) range without saturating, simplifying signal conditioning requirements and system calibration. The improved settling of the Easy Drive analog inputs broadens the selection of analog front-end components compatible with the AD4630-24/AD4632-24. Both single-ended and differential signals are supported.

The versatile Flexi-SPI serial peripheral interface (SPI) eases host processor and ADC integration. A wide data clocking window, multiple SDO lanes, and optional dual data rate (DDR) data clocking can reduce the serial clock to 10 MHz while operating at a sample rate of 2 MSPS or 500 kSPS. Echo clock mode and ADC host clock mode relax the timing requirements and simplify the use of digital isolators.

The 64-ball chip scale package ball grid array (CSP_BGA) of the AD4630-24/AD4632-24 integrates all critical power supply and reference bypass capacitors, reducing the footprint and system component count, and lessening sensitivity to board layout.

APPLICATIONS

  • Automatic test equipment
  • Digital control loops
  • Medical instrumentation
  • Seismology
  • Semiconductor manufacturing
  • Scientific instrumentation

AD4630-24
24-Bit, 2 MSPS Dual Channel SAR ADC
AD4630-24/AD4632-24 Functional Block Diagram AD4630-24/AD4632-24 Pin Configuration
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources


Hardware Ecosystem

Modal heading
Modify Design LTspice Simulation
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

LTspice 2


Models for the following parts are available in LTspice:

  • AD4630-16
  • AD4630-24

Precision ADC Driver Tool

The Precision ADC Driver Tool is a web application that simulates the performance of precision ADC and driver combinations. Potential issues with driver selection, kickback settling, and distortion are flagged, and design tradeoffs can be quickly evaluated. Simulations and calculations include system noise, distortion, and settling of the ADC input

Open Tool

IBIS Model 1

Signal Chain Designer

Signal Chain Designer is a web-based tool designed to create and simulate complex precision signal chains. See your circuit’s performance before you commit to your PCB: transfer function, noise, power consumption, input range, and DC error. Quickly experiment with different parts and architectures. Signal chains can be exported to LTspice for further analysis.

Open Tool
LTspice

LTspice® is a powerful, fast and free simulation software, schematic capture and waveform viewer with enhancements and models for improving the simulation of analog circuits.


Evaluation Kits

eval board
EVAL-AD4630-24

AD4630-24 SAR ADC Evaluation Board

Features and Benefits

  • On-board voltage reference, clock source, and ADC drivers
  • Versatile analog signal conditioning circuitry
  • FMC-LPC system board connector
  • ACE PC software for configuration and data analysis (time and frequency domain)
  • Compatible with other off-the-shelf controller boards

Product Details

The EVAL-AD4630-24FMCZ evaluation board enables quick and easy evaluation of the AD4630 family of 24-bit precision successive approximation register (SAR) analog-to-digital converters (ADCs).

The AD4630-24 is a low power, 24-bit, 2-channel, 24-bit precision SAR ADC that supports up to 2 MSPS per channel. The evaluation board demonstrates the performance of the AD4630-24 and provides a configurable analog front end (AFE) for a variety of system applications.

The EVAL-AD4630-24FMCZ evaluation board is designed for use with the Digilent ZedBoard. The ZedBoard is used to control data capture and buffering. The evaluation board connects to the ZedBoard board via a field-programmable gate array (FPGA) mezzanine card (FMC) low pin count (LPC) connector. The ZedBoard hosts a Xilinx Zynq7000 SoC, which has two processor cores and programmable FPGA fabric. The ZedBoard connects to the PC through USB.

APPLICATIONS

  • Automatic test equipment
  • Digital control loops
  • Medical instrumentation
  • Seismology
  • Semiconductor manufacturing
  • Scientific instrumentation

EVAL-AD4630-24
AD4630-24 SAR ADC Evaluation Board
EVAL-AD4630-24FMCZ Evaluation Board EVAL-AD4630-24FMCZ Evaluation Board - Top View EVAL-AD4630-24FMCZ Evaluation Board - Bottom View EVAL-AD4630-24 Board Photo Angle View EVAL-AD4630-24 Board Photo Bottom View EVAL-AD4630-24 Board Photo Top View

Latest Discussions

No discussions on AD4630-24 yet. Have something to say?

Start a Discussion on EngineerZone®

Recently Viewed