-
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366 SHARC Processors (Rev. J)4/25/2008PDF692 kB
概览
优势和特点
- 333MHz /1.8 GFLOP SIMD SHARC内核，支持IEEE兼容32位浮点、40位浮点和32位定点数据类型
- 3Mb SRAM；片内ROM集成行业标准音频解码和后处理算法，仅向合格的Dolby和DTS被许可方提供。
- DTCP使能元件仅限DTCP技术采用者使用。
- 数字音频接口(DAI)可实现用户定义访问外设，包括1个S/PDIF Tx/Rx、1个8通道异步采样速率转换器和1个数据传输内容保护硬件加速器
- 25个零开销DMA通道
- 6个串行端口(SPORT)，支持I2S、左对齐采样对和TDM模式
- 2个SPI兼容端口，支持主机和从机模式
- 16个脉冲宽度调制(PWM)通道
- 3个全功能定时器
- 136引脚MBGA和144引脚LQFP E-Pad封装
封装选项 - 商用和工业温度范围
产品详情
第三代SHARC®处理器包括ADSP-21261、ADSP-21262、ADSP-21266、ADSP-21363、ADSP-21364、ADSP-21365和ADSP-21366，具有更高的性能，提供音频和应用专用外设，其存储器配置支持环绕声解码器算法。所有器件均与以前的所有SHARC处理器引脚兼容和全代码兼容。SHARC处理器系列的这些成员基于一款单指令多数据(SIMD)内核制成，支持32位定点和32/40位浮点算法格式，是高性能音频应用的理想选择。
ADSP-21365提供较高性能——333 MHz/1800 MFLOP——是第三代SHARC处理器系列中的一员。这一性能水平使ADSP-21365成为专业和汽车音频市场应用的理想之选，满足不断增多的需求。ADSP-21365不但拥有较高的内核性能，而且内置了额外的增值外设，如S/PDIF发射器/接收器、8通道异步采样速率转换器和硬件数字传输内容保护(DTCP)加密/解密模块。
第三代SHARC处理器同时集成应用专用外设，有利于简化硬件设计、减少设计风险并最终缩短上市时间。这些功能模块被称为数字音频接口(DAI)，可以相互连接，也可通过软件可编程信号路由单元(SRU)连接至外部引脚。SRU是一种新型架构，可在DAI模块间实现完全、灵活路由。可通过SRU连接的外设包括但不限于串行端口、SPI端口、S/PDIF Tx/Rx、DTCP加速器和8通道异步采样速率转换器模块。
SHARC Melody汽车用平台
SHARC Melody平台将高性能处理器与优化软件有机地整合起来，为汽车市场提供了完整的音频解决方案。ADSP-21365借助片内ROM提供行业标准音频解码器和后处理算法，如：
- PCM
- Dolby Digital*
- Dolby Digital EX2*
- Dolby Pro Logic IIx*
- DTS 5.1*
- DTS ES*
- DTS Neo:6*
- DTS 96/24*
- SRS Focus*
- MPEG2 AAC LC
- MP3
- 图形均衡器
- 平衡/音量控制器
- 低音管理
- 延迟控制
这些算法采用工厂掩码编程，以实现单芯片系统实施，并降低系统材料成本。
* 取得样片前需与IP持有人签订许可协议。
产品分类
产品生命周期
新设计不推荐使用本产品
表示相关产品已过时，ADI公司不再推荐新设计使用。
评估套件 (3)
参考资料
-
EE-112: Class Implementation in Analog C++11/14/2016PDF31 K
-
EE-356: Emulator and Evaluation Hardware Troubleshooting Guide for CCES Users (Rev. 2)2/14/2015PDF779 K
-
• EE-356: Associated Files
ZIP -
EE-355: Expert In-Circuit FLASH Programmer for SHARC® Processors (Rev. 1)8/20/2012PDF1045 kB
-
• EE-355: Code Example (Rev 1, 08/2012)
ZIP -
EE-243: Using the Expert DAI for SHARC® Processors (Rev. 7)7/6/2010PDF337 kB
-
• EE-243: Code example (Rev 7, 06/2010)
ZIP -
EE-345: Boot Kernel Customization and Firmware Upgradeability on SHARC Processors® (Rev. 1)10/6/2009PDF331 kB
-
• EE-345: Code example (Rev 1, 10/2009)
ZIP -
EE-332: 周期计数与分析8/19/2009PDF142 kB
-
• EE-332: Code example (Rev 2, 03/2008)
ZIP -
EE-322: Expert Code Generator for SHARC® Processors (Rev. 5)6/15/2009PDF742 kB
-
• EE-322: Code Example (Rev 5, 01/2012)
ZIP -
EE-328: 将ADSP-2106x/2116x 的设计移植到ADSP-2126x/2136x/ 2137x SHARC®处理器系统 (Rev. 1)6/8/2009PDF0
-
EE-305: 基于SHARC®处理器的系统设计与调试 (Rev. A)6/8/2009PDF0
-
EE-340: SHARC®处理器和Blackfin®处理器的SPI 连接 (Rev. 1)5/11/2009PDF0
-
• EE-340: Code example (Rev 1, 07/2008)
ZIP -
EE-175: 仿真器与EZ-KIT Lite®评估系统问题解决指南 (Rev. 10)5/11/2009PDF0
-
• EE-175: RMA forms (Rev 10, 11/2007)
ZIP -
EE-68: JTAG 仿真技术参考 (Rev. 10)5/11/2009PDF306 kB
-
EE-320: Implementing an Ogg Vorbis Decoder on SHARC® Processors (Rev. 1)6/26/2008PDF731 kB
-
• EE-320: Code example (Rev 1, 06/2008)
ZIP -
EE-323: Implementing Dynamically Loaded Software Modules (Rev. 1)3/8/2008PDF0
-
• EE-323: Associated Code
ZIP -
EE-330: Windows Vista Compatibility in VisualDSP++ 5.0 Development Tools (Rev. 1)8/31/2007PDF276 kB
-
EE-266: Programming S/PDIF on ADSP-2136x and ADSP-21371 SHARC® Processors (Rev. 2)8/28/2007PDF1147 kB
-
• EE-266: Code example (Rev 2, 08/2007)
ZIP -
EE-231: In-Circuit Programming of an SPI Flash with SHARC® Processors (Rev. 2)8/27/2007PDF74 kB
-
• EE-231: Code example (Rev 2, 08/2007)
ZIP -
EE-56: Tips and Tricks on SHARC® EPROM and Host Boot Loader (Rev. 3)3/7/2007PDF108 kB
-
EE-84: External Port DMA Modes of Operation for SHARC Processors (Rev. 2)3/2/2007PDF99K
-
• EE-84: Code Example (Rev 2, 2/2007)
ZIP -
EE-223: In-Circuit Flash Programming on SHARC® Processors (Rev. 2)2/23/2007PDF258 kB
-
• EE-223: Code Example (Rev 2, 02/2007)
ZIP -
EE-253: Power Bypass Decoupling of SHARC® Processors (Rev. 1)12/5/2006PDF354 kB
-
EE-296: Using the UART Port Controller on SHARC® Processors (Rev. 2)11/22/2006PDF114 kB
-
EE-295: Implementing Delay Lines on SHARC® Processors (Rev. 1)11/15/2006PDF0 kB
-
• EE-295: Code Example (Rev 1, 10/2006)
ZIP -
EE-290: Managing the Core PLL on SHARC® Processors (Rev. 5)7/12/2006PDF409 kB
-
• EE-290: Code Example (Rev 5, 03/2012)
ZIP -
EE-277: Estimating Power for the ADSP-21362 SHARC® Processors (Rev. 1)3/9/2006PDF130 kB
-
EE-220: Using External Memory with Third Generation SHARC® Processors and the Parallel Port (Rev. 2)8/10/2005PDF80 kB
-
EE-270: Extended-Precision Fixed-Point Arithmetic on SIMD SHARC® Processors (Rev. 1)7/8/2005PDF86 kB
-
• EE-270 Software Code
ZIP -
EE-264: Interfacing MultiMediaCard™ with ADSP-2126x SHARC® Processors (Rev. 1)5/6/2005PDF975 kB
-
• EE-264 Software Code
ZIP -
EE-268: Programming Asynchronous Sample Rate Converters on ADSP-2136x SHARC® Processors (Rev. 1)4/28/2005PDF2688 kB
-
• EE-268 Software Code (04/2005)
ZIP -
EE-230: Code Overlays on the Third Generation SHARC® Family of Processors (Rev. 2)4/13/2005PDF77 kB
-
• EE-230 Software Code (4/2005)
ZIP -
EE-267: Implementing In-Place FFTs on SISD and SIMD SHARC® Processors (Rev. 1)4/4/2005PDF32 kB
-
• EE-267 Software Code
ZIP -
EE-261: Understanding Jitter Requirements of PLL-Based Processors (Rev. 1)2/15/2005PDF90 kB
-
EE-260: Interfacing AD7865 Parallel ADCs to ADSP-2136x SHARC® Processors (Rev. 1)12/17/2004PDF500 kB
-
• EE-260 Software Code
ZIP -
EE-254: Interfacing ADSP-21365 SHARC® PDAP to ADSP-BF533 Blackfin® EBIU (Rev. 1)11/18/2004PDF81 kB
-
• EE-254 Software Code
ZIP -
EE-248: Interfacing AD7676 ADCs to ADSP-21365 SHARC® Processors (Rev. 1)10/12/2004PDF307 kB
-
• EE-248 Software Code
ZIP -
EE-202: Using the Expert Linker for Multiprocessor LDFs (Rev. 3)9/15/2004PDF1186 kB
-
• EE-202 Software Code
ZIP -
EE-232: Configuring the Signal Routing Unit of ADSP-2126x SHARC® DSPs (Rev. 1)2/18/2004PDF70 kB
-
EE-189: Link Port Tips & Tricks For ADSP-2106x & ADSP-2116x SHARC® DSPs10/27/2003PDF105 kB
-
EE-191: Implementing a Glueless UART Using The SHARC® DSP SPORTs5/21/2003PDF174 kB
-
• EE-191 Software Code
ZIP -
EE-177: SHARC® SPI Slave Booting (Rev. 3)5/2/2003PDF43 kB
-
• EE-177: Code Example (Rev 3, 01/2007)
ZIP -
EE-128: DSP in C++: Calling Assembly Class Member Functions From C++9/18/2002PDF172 kB
-
EE-69: Understanding and Using Linker Description Files on SHARC Processors (Rev. 2)9/17/2002PDF88 kB
-
• EE-69: Code Example (Rev 2, 01/2007)
ZIP -
EE-110: A Quick Primer on ELF and DWARF File Formats5/17/2000PDF19 kB
-
EE-104: Setting Up Streams with the VisualDSP Debugger11/5/1999PDF120 kB
-
• EE-104 Software Code
ZIP
-
SHARC Processors: Manuals9/10/2015
-
Getting Started with SHARC2/14/2015
-
VisualDSP++® 5.0 Assembler and Preprocessor Manual (Rev. 3.4)11/15/2009PDF3197 kB
-
VisualDSP++® 5.0 Loader and Utilities Manual (Rev. 2.5)11/13/2009PDF2246 kB
-
Documentation Errata
-
VisualDSP++® 5.0 Licensing Guide (Rev. 1.4)11/13/2009PDF392 kB
-
VisualDSP++® 5.0 Kernel (VDK) Users Guide (Rev. 3.5)11/13/2009PDF2401 kB
-
VisualDSP++® 5.0 Linker and Utilities Manual (Rev. 3.5)11/13/2009PDF2290 kB
-
VisualDSP++® 5.0 Users Guide (Rev. 3.0)12/9/2007PDF2738 kB
-
VisualDSP++® 5.0 Quick Installation Reference Card (Rev. 3.1)8/30/2007PDF91 kB
-
VisualDSP++® 5.0 Getting Started Guide (Rev. 3.0)8/30/2007PDF2035 kB
-
Documentation Errata
-
VisualDSP++® 5.0 Product Release Bulletin (Rev. 3.0)8/30/2007PDF774 kB
-
ICE-1000/ICE-2000仿真器用户指南，修订版1.0，2014年5月 (Rev. 1.2)6/3/2014PDF321 kB
-
HPUSB、USB和HPPCI仿真器用户指南，修订版3.2，2012年7日 (Rev. 3.2)11/11/2009PDF746 kB
-
ICE-100B仿真器用户指南，修订版1.1，2012年7月 (Rev. 1.1)11/11/2009PDF348 kB
-
ADSP-21365 SHARC Anomaly List for Revisions 0.0, 0.2, 0.4 (Rev. N)4/8/2011PDF182 K
-
Apex-ICE USB Emulator Hardware Installation Guide (Rev. 6.0)3/8/2008PDF605 kB
-
Summit-ICE PCI Emulator Hardware Installation Guide (Rev. 4)3/8/2008PDF508 kB
-
SHARC Processor Family9/21/2010PDF1836 kB
软件代码及系统需求
参考代码
ADSP-2136x Application Code Examples - Single Channel
ADSP-2136x Application Code Examples - Multi Channel
软件开发工具
SigmaStudio
图形开发工具，用于ADI DSP音频处理器和A2B®收发器的编程、开发和调试软件。
