AD6652:  12-Bit, 65 MSPS IF to Base Band Diversity Receiver

The AD6652 is a mixed-signal IF to baseband receiver consisting of dual 12-bit MSPS ADCs and a wideband multimode digital downconverter (DDC). The AD6652 is designed to support communications ...More

AD6652:  12-Bit, 65 MSPS IF to Base Band Diversity Receiver

Product Description

The AD6652 is a mixed-signal IF to baseband receiver consisting of dual 12-bit MSPS ADCs and a wideband multimode digital downconverter (DDC). The AD6652 is designed to support communications applications where low cost, small size, and versatility are desired. The AD6652 is also suitable for other applications in imaging, medical ultrasound, instrumentation, and test equipment.

Features

  • SNR = 90 dB in 150 kHz bandwidth (to Nyquist @ 61.44 MSPS
  • Worst harmonic = 83 dBc (to Nyquist @ 61.44 MSPS)

Integrated dual-channel ADC:

  • Sample rates up to 65 MSPS
  • IF sampling frequencies to 200 MHz
  • Internal ADC voltage reference
  • Integrated ADC sample and-hold inputs
  • Flexible analog input range (1 V to 2 V p-p)
  • Differential analog inputs
  • ADC clock duty cycle stabilizer
  • 85 dB channel isolation/crosstalk

Integrated wideband digital downconverter (DDC):

  • Crossbar switched DDC inputs
  • Digital resampling for noninteger decimation
  • Programmable decimating FIR filters
  • Flexible control for multicarrier and phased array
  • Dual AGC stages for output level control
  • Dual 16-bit parallel or 8-bit link output ports
  • User-configurable built-in self-test (BIST) capability
  • Energy-saving power-down modes

Diagrams

AD6652 Diagram
Functional Block Diagram for AD6652

技术指标

Digital TX/RX RX
Input Sampling (MSPS) 65MSPS
Resampler X
Digital AGC X
Baseband Interface Parallel
Input Ports 2
Ouput Ports 2
Package BGA

浏览其他的产品

Download this Selection Table
(pdf, 22,589 bytes)

Last Updated: 9/2007
DDCs
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6620 65

1 Channel

(main and diversity)

1 Channel

2 samples per chip

1 Channel with FPGA to finish filtering

2 samples per chip

1 Channel with FPGA to finish filtering

2 samples per chip

 1 Channel
AD6624 80

4 Channels

2 samples per symbol

2 Channels

2 samples per chip

1 Channel with FPGA for serial to parallel conversion

2 samples per chip

1 Channel with FPGA for serial to parallel conversion

2 samples per chip

 4 Channels

1 sample per chip
AD6624A 100

2 Channels with FPGA for serial to parallel conversion

2 samples per chip
AD6634 80

4 Channels

2 samples per symbol

2 Channels

4 samples per chip

Digital AGC

2 Channels

4 samples per chip

Digital AGC

2 Channels

4 samples per chip

Digital AGC

4 Channels

1 sample per chip
AD6635 80

8 Channels

2 samples per symbol

4 Channels

4 samples per chip

Digital AGC

4 Channels

4 samples per chip

Digital AGC

4 Channels

4 samples per chip

Digital AGC

8 Channels

1 sample per chip
AD6636 150

6 Channels

4 / 8 samples per symbol

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

1 / 2 / 4 samples per chip
back to top
DUCs
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6622

75

4 Channels

Serial output

2 Channels

Serial output

1 Channel

Serial output

1 Channel

Serial output

4 Channels

Serial output
AD6623 104

4 Channels

Modulate using I/Q symbols

Direct modulation xPSK

Mode switching

Power Ramping

2 Channels (real output)

Serial output

Includes IIR filter for phase pre-distortion

2 Channels (real output)

Serial output

2 Channels (real output)

Serial output

4 Channels

Serial output

Power Ramping

Direct modulation
AD6633 125

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

Includes IIR filter for phase pre-distortion

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter

6 Channels

Modulated I/Q data

VersaCREST™ Crest Reduction Engine

IF/RF compensation using complex filter
back to top
Integrated ADC/DDC Receivers
Generic Part # MSPS GSM, EDGE/GPRS CDMA2000 UMTS TDS-CDMA
      1x 3x    
AD6652 65

4 Channels

2 samples per symbol

2 Channels with some external filtering

4 samples per chip

Digital AGC

2 Channels with some external filtering

4 samples per chip

Digital AGC

2 Channels with some external filtering

4 samples per chip

Digital AGC

4 Channels

1 sample per chip
AD6653 150

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 4 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor
AD6654 92.16

6 Channels

4 / 8 samples per symbol

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

4 samples per chip

Digital AGC

6 Channels

1 / 2 / 4 samples per chip
AD6655 150

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 6 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 4 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor

2 x 12 Channels - external Channelization Filters Required

Fast Level Detect and Power Monitor
back to top
QDUCs
Generic Part # Master Clock (MSPS min) Power Supply Voltage (Vnom) Power Dissipation (mW max) Description
AD9856 200 Single (+3) 1590 200 MHz Quadrature Digital Upconverter With 12-Bit Data Path
AD9857 200 Single (3.3 V) 2029 200 MSPS Quadrature Digital Upconverter with 14-bit Data Path
AD9957 1000 Multi (1.8, 3.3) 1800 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC
back to top
价格、封装以及购买

Help

产品型号
产品型号是指能够购买或者索取样片的某类产品的具体型号。

产品状态
产品状态指该产品当前的生存周期。它指下面四个阶段之一：
  • 预发布：该产品型号尚未投入正式生产，但是可以提供样片。
  • 生产：该产品型号目前已在生产，可以购买和索取样片。
  • 停产前限时购买：该型号已经计划停产，但仍然可以在限定的时间内购买。
  • 停产：该型号产品已经停产，不再提供。本表格中列出的其它型号产品仍可以供货（如果这些型号不处于停产状态）。
封装说明
这种集成电路（IC）的封装说明，例如：DIP，SOIC和BGA封装。评估板是一块用来演示器件性能的试验板，该器件也包含在该评估板上。

欲详细了解封装图和化学成份请访问：  封装网页

引脚数
引脚数是指该器件的引脚、球状焊点或焊盘的数量。产品技术资料中提供引脚排列图和引脚功能描述。

温度范围
这是指该器件允许的工作温度范围。以下为所规定的三种温度范围：
  • 民用温度范围：0 ºC～＋70 ºC
  • 军用温度范围：－55ºC ～＋125ºC
  • 工业用温度范围：不同型号的产品的温度范围可能不同。欲了解更多信息，请查阅产品技术资料。
  • 汽车工作温度范围：-40 ℃～ +125 ℃
报价
这里所列出的美国报价单仅供预算参考，指美元报价（规定订量的每片美元，美国离岸价），如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因，国际报价可能不同。对于特殊批量报价，请与您当地的ADI公司办事处或代理商联络。对于评估板和套件的报价是指一个单位价格。

Production Availability
This is the date Analog Devices, Inc. anticipates that the product will ship from the warehouse. Most orders ship within 48 hours of this date.Once an order has been placed, Analog Devices, Inc. will send an Order Acknowledgement email to confirm your delivery date. It is important to note the scheduled dock date on the order entry screen. We do take orders for items that are not in stock, so delivery may be scheduled at a future date. Also, please note the warehouse location for the product ordered. We have warehouses in the United States, Europe and Southeast Asia. Transit times from these sites may vary.
Sample availability may be better than production availability. Please enter samples into your cart to check sample availability.

无铅封装产品
ADI公司由于对应用环境的考虑，提供许多无铅（Pb）封装产品。欲获知更多关于无铅封装产品的信息，请访问我们的 Pb 无铅（Pb）封装产品网页。

*这里所列出的美国报价单仅供预算参考，指美元报价（规定订量的每片美元，美国离岸价），如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因，国际报价可能不同。对于特殊批量报价，请与您当地的ADI公司办事处或代理商联络。对于评估板和套件的报价是指一个单位价格。
**Sample availability may be better than production availability. Please enter samples into your cart to check sample availability.

浏览代理商名单