

FEATURES

- Digitally tunable, lower and upper 3dB cutoff frequencies
- Optimal wideband rejection: 35 dB
- Single chip replacement for discrete filter banks
- Compact 6 × 3 × 0.89 mm LGA package

APPLICATIONS

- Test and measurement equipment
- Military radar and electronic warfare/electronic countermeasures
- Satellite communications
- Industrial and medical equipment

GENERAL DESCRIPTION

The ADMV8913 is a fully monolithic microwave integrated circuit that features a digitally selectable frequency of operation. The device has an integrated high-pass filter and an integrated low-pass filter, that allow a pass-band response within the 7 to 12 GHz frequency range.

The flexible architecture of the ADMV8913 allows for 3 dB cutoff frequency (f_{3dB}) of the high-pass and the low-pass filter to be controlled independently. The digital logic control on each filter is 4 bits wide (16 states) and controls the on-chip reactive elements to adjust the f_{3dB} . The typical insertion loss is 5 dB, and the wideband rejection is 35 dB, which is ideally suitable for minimizing system harmonics.

This tunable filter can be used as a smaller alternative to large switched filter banks and cavity tuned filters, and this device provides a dynamically adjustable solution in advanced communications applications.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

TABLE OF CONTENTS

Features	1	Pin Descriptions	6
Applications.....	1	Typical Performance Characteristics	7
General Description	1	Theory of Operation	9
Functional Block Diagram	1	Applications Information	10
Revision History	Error! Bookmark not defined.	PCB Design Guidelines	10
Specifications.....	3	Programming Flow Chart	11
Timing Specifications	4	Register Summary	12
Absolute Maximum Ratings.....	5	Register Details	15
Electrostatic Discharge (ESD) Ratings	5	Outline Dimensions	19
ESD Caution.....	5		

SPECIFICATIONS

T_A = 25°C, unless otherwise noted.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE (f _{3dB})					3 dB cutoff
HPF					
State 0		6.5		GHz	
State 15		11.4		GHz	
LPF					
State 0		7.3		GHz	
State 15		12		GHz	
BANDWIDTH (3 dB)		1 to 4		GHz	Smaller bandwidth possible with more insertion loss
RESOLUTION					4 bits per filter
HPF		0.36		GHz	
LPF		0.40		GHz	
INSERTION LOSS		5		dB	
REJECTION					Measured at 35 dB rejection
HPF					
State 0		-1.15		ΔGHz	
State 15		-1.90		ΔGHz	
LPF					
State 0		2.30		ΔGHz	
State 15		3.20		ΔGHz	
RE-ENTRY FREQUENCY		40		GHz	≤30 dB
RETURN LOSS		10		dB	
DYNAMIC PERFORMANCE					
Input Power for 0.1 dB Compression (P0.1dB)		TBD		dBm	Input power (PIN) ¹ = 5 dBm per tone
Input Third-Order Intercept (IP3)		TBD		dBm	
Group Delay		TBD		ns	To within ≤1 dB of static insertion loss
Amplitude Settling Time		TBD		ns	
Phase Settling Time		TBD		μsec	To within ≤2° of static phase
Drift Rate					
Amplitude		TBD		dB/°C	At TBD GHz
Frequency		TBD		ppm/°C	
RESIDUAL PHASE NOISE					
At 1 MHz Offset		TBD		dBc/Hz	
SUPPLY VOLTAGE					
VSS1	-2.6	-2.5	-2.4	V	By default this voltage is generated on chip
VDD1	+2.4	+2.5	+2.6	V	
VDD2	+3.2	+3.3	+3.4	V	
SUPPLY CURRENT (STATIC)					
VSS1		TBD		μA	
VDD1			TBD	μA	
VDD2			TBD	μA	
SUPPLY CURRENT (DYNAMIC)					
VDD2		TBD		mA	Where f _{SCLK} is the SCLK toggle frequency in MHz, for example, continuous SPI writing at 10 MHz yield TBD mA of dynamic supply current
LOGIC (Error! Bookmark not defined. \overline{RST} , \overline{CS} , SCLK, SDI, SDO, SFL, HPF_Bx, LPF_Bx)					
Logic Low	-0.3	0	+0.8	V	
Logic High	+1.2	+3.3	+3.6	V	

TIMING SPECIFICATIONS

Table 2.

Parameter	Min	Typ	Max	Unit	Test Conditions / Comments
t ₁	10			ns	RST low time to perform reset
	10			ns	SCLK cycle time (write)
t ₂	20			ns	SCLK cycle time (read)
t ₃	2.5			ns	SCLK high time
t ₄	2.5			ns	SCLK low time
t ₅	5			ns	\overline{CS} falling edge to SCLK rising edge setup time
t ₆	2			ns	SCLK rising edge to \overline{CS} hold time
t ₇	5			ns	Minimum \overline{CS} high time for latching in data (for multiple SPI transactions)
t ₈	5			ns	\overline{CS} rising edge to next SCLK rising edge ignore
t ₉	5			ns	SDI data setup time
t ₁₀	2			ns	SDI data hold time
t ₁₁	10			ns	SFL falling edge (exiting SFL mode) to \overline{CS} falling edge time (start SPI transaction)
t ₁₂	10			ns	\overline{CS} rising edge (end SPI transaction) to SFL rising edge time (entering SFL mode)
t ₁₃	10			ns	SFL rising edge to \overline{CS} falling edge time
t ₁₄	10			ns	\overline{CS} cycle time (SFL mode)
t ₁₅	2.5			ns	\overline{CS} high time (SFL mode)
t ₁₆	2.5			ns	\overline{CS} low time (SFL mode)
t ₁₇		6		ns	SCLK falling edge to SDO valid (load capacitance (C _L) = 10 pF)
t ₁₈		5		ns	SDO rise and fall time (C _L = 10 pF)
t ₁₉		4		ns	\overline{CS} rising edge to SDO tristate (C _L = 10 pF)

Timing Diagram




Figure 2. Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
SUPPLY	
VDD1	-0.3 V to +2.8 V
VDD2	-0.3 V to +3.6 V
VSS1	-3.6 V to +0.3 V
Digital Control Inputs	
Voltage	-0.3 V to VDD2 + 0.3 V
Current	2 mA
RF Input Power	TBD
Temperature	
Operating Range	-55°C to +105°C
Storage Temperature Range	-65°C to +150°C
Junction to Maintain 1 Million Hours Mean Time to Failure (MTTF)	135°C
Nominal Junction (T _{PADDLE} = 85°C)	90°C
Moisture Sensitivity Level (MSL) Rating	MSL3

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for ADMV8913

Table 4. ADMV8913, 32-Terminal LGA

ESD Model	Withstand Threshold (V)	Class
HBM	TBD	TBD
FICDM	TBD	TBD

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN DESCRIPTIONS

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 2, 4, 5, 13, 16, 17, 19, 20, 3	GND	Ground. Connect the GND pins to the RF and dc ground.
6	RF1	RF Pin 1. This pin is dc-coupled and matched to 50 Ω. Do not apply an external voltage to this pin.
7	$\overline{\text{RST}}$	Chip Reset. 3.3 V logic. Active low. The $\overline{\text{RST}}$ pin is internally pulled high with a 260 kΩ resistor.
8	SCLK	Serial Peripheral Interface (SPI) Clock. 3.3 V logic. The SCLK pin is internally pulled low with a 260 kΩ resistor.
9	$\overline{\text{CS}}$	SPI Chip Select. 3.3 V logic. Active low. The $\overline{\text{CS}}$ pin is internally pulled low with a 260 kΩ resistor. In parallel mode, this pin can be toggled high to latch in logic data synchronously or held high for asynchronous logic update.
10	SDI	SPI Data Input. 3.3 V logic. The SDI pin is internally pulled low with a 260 kΩ resistor.
11	SDO	SPI Data Output. 3.3 V logic. The SDO pin is internally pulled low with a 260 kΩ resistor.
12	SFL	SPI Fast Latch Enable. 3.3 V logic. Set SFL high to enable fast latching of filter states on each rising edge of $\overline{\text{CS}}$. While SFL is in this mode, the SCLK, SDO, and SDI pins are not active. The SFL pin is internally pulled low with a 260 kΩ resistor.
14	VDD1	+2.5 V Power Supply Pin. Place 47 μF, 0.1 μF, and 100 pF decoupling capacitors close to VDD1. By default this voltage is generated by an on chip LDO regulator. To provide voltage to this pin be sure to ground the LDO_EN pin to disable the on chip LDO regulator.
15	VDD2	+3.3 V Power Supply Pin. Place 0.1 μF and 100 pF decoupling capacitors close to VDD2.
18	VSS1	-2.5 V Power Supply Pin. Place 0.1 μF and 100 pF decoupling capacitors close to VSS.
21	RF2	RF Pin 2. This pin is dc-coupled and matched to 50 Ω. Do not apply an external voltage to this pin.
22	LDO_EN	LDO Enable Input. 3.3 V logic. The LDO_EN pin is internally pulled high with a 260 kΩ resistor. Ground this pin to disable the on chip LDO regulator. Leave this pin floating for logic high to enable the on chip LDO regulator.
23	LPF_B0	Low Pass Filter Bit 0. 3.3 V logic. The LPF_B0 pin is internally pulled low with a 260 kΩ resistor.
24	LPF_B1	Low Pass Filter Bit 1. 3.3 V logic. The LPF_B1 pin is internally pulled low with a 260 kΩ resistor.
25	LPF_B2	Low Pass Filter Bit 2. 3.3 V logic. The LPF_B2 pin is internally pulled low with a 260 kΩ resistor.
26	LPF_B3	Low Pass Filter Bit 3. 3.3 V logic. The LPF_B3 pin is internally pulled low with a 260 kΩ resistor.
27	HPF_B0	High Pass Filter Bit 0. 3.3 V logic. The HPF_B0 pin is internally pulled low with a 260 kΩ resistor.
28	HPF_B1	High Pass Filter Bit 1. 3.3 V logic. The HPF_B1 pin is internally pulled low with a 260 kΩ resistor.
29	HPF_B2	High Pass Filter Bit 2. 3.3 V logic. The HPF_B2 pin is internally pulled low with a 260 kΩ resistor.
30	HPF_B3	High Pass Filter Bit 3. 3.3 V logic. The HPF_B3 pin is internally pulled low with a 260 kΩ resistor.
	$\overline{\text{PS}}$	Parallel/Serial Select Input. 3.3 V logic. The $\overline{\text{PS}}$ pin is internally pulled high with a 260 kΩ resistor. A logic low level selects parallel logic interface. A logic high level selects SPI interface.
	EPAD	Exposed Pad. The exposed pad must be connected to the RF and dc ground.

TYPICAL PERFORMANCE CHARACTERISTICS

Note that filter performance plots have not had board loss de-embedded. There is approximately -0.8dB board loss at 10GHz.




Figure 3. Insertion Loss, HPF State = 0, LPF State = Swept




Figure 6. Insertion Loss, LPF State = 15, HPF State = Swept




Figure 4. 3dB Cutoff Frequency vs LPF State, HPF State = 0




Figure 7. 3dB Cutoff Frequency vs HPF State, LPF State = 15




Figure 5. Minimum Loss vs LPF State, HPF State = 0




Figure 8. Minimum Loss vs HPF State, LPF State = 15




Figure 9. Insertion Loss, Full BW, HPF State = 0, LPF State = 15




Figure 10. Return Loss, HPF State = 0, LPF State = 15

THEORY OF OPERATION

TBD

APPLICATIONS INFORMATION

PCB DESIGN GUIDELINES

The PCB used to implement the ADMV8913 must use a high quality dielectric material between the top metallization layer and internal ground layer, such as the Rogers 4003 or the Rogers 4350. All other dielectric layers of the PCB can be standard material, such as the Isola 370HR. The characteristic impedance of the transmission lines to the RFIN and RFOUT pins of the ADMV8913 must be carefully controlled to 50 Ω to ensure optimal RF performance. Connect the GND pins and exposed pads of the ADMV8913 directly to the ground plane of the PCB. Use a sufficient number of via holes to connect the top and bottom ground planes of the PCB

REGISTER SUMMARY

Table 6. ADMV8913 Register Summary

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW	
0x000	ADI_SPL_CONFIG_A	[7:0]	SOFTRESET_	LSB_FIRST_	ENDIAN_	SDOACTIVE_	SDOACTIVE_	ENDIAN	LSB_FIRST	SOFTRESET	0x00	R/W	
0x001	ADI_SPL_CONFIG_B	[7:0]	SINGLE_INSTRUCTION	CSB_STALL	MASTER_SLAVE_RB	RESERVED				MASTER_SLAVE_TRANSFER	0x00	R/W	
0x003	CHIPTYPE	[7:0]	CHIPTYPE									0x01	R
0x004	PRODUCT_ID_L	[7:0]	PRODUCT_ID_L									0x13	R
0x005	PRODUCT_ID_H	[7:0]	PRODUCT_ID_H									0x89	R
0x011	FAST_LATCH_STOP	[7:0]	RESERVED	FAST_LATCH_STOP							0x7F	R/W	
0x012	FAST_LATCH_START	[7:0]	RESERVED	FAST_LATCH_START							0x00	R/W	
0x013	FAST_LATCH_DIRECTION	[7:0]	RESERVED							FAST_LATCH_DIRECTION	0x00	R/W	
0x014	FAST_LATCH_STATE	[7:0]	RESERVED	FAST_LATCH_STATE							0x00	R	
0x020	WR	[7:0]	HPF_WR				LPF_WR				0x00	R/W	
0x100	LUT0	[7:0]	HPF_0				LPF_0				0x00	R/W	
0x101	LUT1	[7:0]	HPF_1				LPF_1				0x00	R/W	
0x102	LUT2	[7:0]	HPF_2				LPF_2				0x00	R/W	
0x103	LUT3	[7:0]	HPF_3				LPF_3				0x00	R/W	
0x104	LUT4	[7:0]	HPF_4				LPF_4				0x00	R/W	
0x105	LUT5	[7:0]	HPF_5				LPF_5				0x00	R/W	
0x106	LUT6	[7:0]	HPF_6				LPF_6				0x00	R/W	
0x107	LUT7	[7:0]	HPF_7				LPF_7				0x00	R/W	
0x108	LUT8	[7:0]	HPF_8				LPF_8				0x00	R/W	
0x109	LUT9	[7:0]	HPF_9				LPF_9				0x00	R/W	
0x10A	LUT10	[7:0]	HPF_10				LPF_10				0x00	R/W	
0x10B	LUT11	[7:0]	HPF_11				LPF_11				0x00	R/W	
0x10C	LUT12	[7:0]	HPF_12				LPF_12				0x00	R/W	
0x10D	LUT13	[7:0]	HPF_13				LPF_13				0x00	R/W	
0x10E	LUT14	[7:0]	HPF_14				LPF_14				0x00	R/W	
0x10F	LUT15	[7:0]	HPF_15				LPF_15				0x00	R/W	
0x110	LUT16	[7:0]	HPF_16				LPF_16				0x00	R/W	
0x111	LUT17	[7:0]	HPF_17				LPF_17				0x00	R/W	
0x112	LUT18	[7:0]	HPF_18				LPF_18				0x00	R/W	
0x113	LUT19	[7:0]	HPF_19				LPF_19				0x00	R/W	
0x114	LUT20	[7:0]	HPF_20				LPF_20				0x00	R/W	
0x115	LUT21	[7:0]	HPF_21				LPF_21				0x00	R/W	
0x116	LUT22	[7:0]	HPF_22				LPF_22				0x00	R/W	
0x117	LUT23	[7:0]	HPF_23				LPF_23				0x00	R/W	
0x118	LUT24	[7:0]	HPF_24				LPF_24				0x00	R/W	
0x119	LUT25	[7:0]	HPF_25				LPF_25				0x00	R/W	
0x11A	LUT26	[7:0]	HPF_26				LPF_26				0x00	R/W	
0x11B	LUT27	[7:0]	HPF_27				LPF_27				0x00	R/W	
0x11C	LUT28	[7:0]	HPF_28				LPF_28				0x00	R/W	
0x11D	LUT29	[7:0]	HPF_29				LPF_29				0x00	R/W	
0x11E	LUT30	[7:0]	HPF_30				LPF_30				0x00	R/W	
0x11F	LUT31	[7:0]	HPF_31				LPF_31				0x00	R/W	
0x120	LUT32	[7:0]	HPF_32				LPF_32				0x00	R/W	
0x121	LUT33	[7:0]	HPF_33				LPF_33				0x00	R/W	
0x122	LUT34	[7:0]	HPF_34				LPF_34				0x00	R/W	
0x123	LUT35	[7:0]	HPF_35				LPF_35				0x00	R/W	
0x124	LUT36	[7:0]	HPF_36				LPF_36				0x00	R/W	
0x125	LUT37	[7:0]	HPF_37				LPF_37				0x00	R/W	
0x126	LUT38	[7:0]	HPF_38				LPF_38				0x00	R/W	
0x127	LUT39	[7:0]	HPF_39				LPF_39				0x00	R/W	
0x128	LUT40	[7:0]	HPF_40				LPF_40				0x00	R/W	
0x129	LUT41	[7:0]	HPF_41				LPF_41				0x00	R/W	
0x12A	LUT42	[7:0]	HPF_42				LPF_42				0x00	R/W	
0x12B	LUT43	[7:0]	HPF_43				LPF_43				0x00	R/W	
0x12C	LUT44	[7:0]	HPF_44				LPF_44				0x00	R/W	
0x12D	LUT45	[7:0]	HPF_45				LPF_45				0x00	R/W	

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x12E	LUT46	[7:0]			HPF_46				LPF_46		0x00	R/W
0x12F	LUT47	[7:0]			HPF_47				LPF_47		0x00	R/W
0x130	LUT48	[7:0]			HPF_48				LPF_48		0x00	R/W
0x131	LUT49	[7:0]			HPF_49				LPF_49		0x00	R/W
0x132	LUT50	[7:0]			HPF_50				LPF_50		0x00	R/W
0x133	LUT51	[7:0]			HPF_51				LPF_51		0x00	R/W
0x134	LUT52	[7:0]			HPF_52				LPF_52		0x00	R/W
0x135	LUT53	[7:0]			HPF_53				LPF_53		0x00	R/W
0x136	LUT54	[7:0]			HPF_54				LPF_54		0x00	R/W
0x137	LUT55	[7:0]			HPF_55				LPF_55		0x00	R/W
0x138	LUT56	[7:0]			HPF_56				LPF_56		0x00	R/W
0x139	LUT57	[7:0]			HPF_57				LPF_57		0x00	R/W
0x13A	LUT58	[7:0]			HPF_58				LPF_58		0x00	R/W
0x13B	LUT59	[7:0]			HPF_59				LPF_59		0x00	R/W
0x13C	LUT60	[7:0]			HPF_60				LPF_60		0x00	R/W
0x13D	LUT61	[7:0]			HPF_61				LPF_61		0x00	R/W
0x13E	LUT62	[7:0]			HPF_62				LPF_62		0x00	R/W
0x13F	LUT63	[7:0]			HPF_63				LPF_63		0x00	R/W
0x140	LUT064	[7:0]			HPF_64				LPF_64		0x00	R/W
0x141	LUT065	[7:0]			HPF_65				LPF_65		0x00	R/W
0x142	LUT066	[7:0]			HPF_66				LPF_66		0x00	R/W
0x143	LUT067	[7:0]			HPF_67				LPF_67		0x00	R/W
0x144	LUT068	[7:0]			HPF_68				LPF_68		0x00	R/W
0x145	LUT069	[7:0]			HPF_69				LPF_69		0x00	R/W
0x146	LUT070	[7:0]			HPF_70				LPF_70		0x00	R/W
0x147	LUT071	[7:0]			HPF_71				LPF_71		0x00	R/W
0x148	LUT072	[7:0]			HPF_72				LPF_72		0x00	R/W
0x149	LUT073	[7:0]			HPF_73				LPF_73		0x00	R/W
0x14A	LUT074	[7:0]			HPF_74				LPF_74		0x00	R/W
0x14B	LUT075	[7:0]			HPF_75				LPF_75		0x00	R/W
0x14C	LUT076	[7:0]			HPF_76				LPF_76		0x00	R/W
0x14D	LUT077	[7:0]			HPF_77				LPF_77		0x00	R/W
0x14E	LUT078	[7:0]			HPF_78				LPF_78		0x00	R/W
0x14F	LUT079	[7:0]			HPF_79				LPF_79		0x00	R/W
0x150	LUT080	[7:0]			HPF_80				LPF_80		0x00	R/W
0x151	LUT081	[7:0]			HPF_81				LPF_81		0x00	R/W
0x152	LUT082	[7:0]			HPF_82				LPF_82		0x00	R/W
0x153	LUT083	[7:0]			HPF_83				LPF_83		0x00	R/W
0x154	LUT084	[7:0]			HPF_84				LPF_84		0x00	R/W
0x155	LUT085	[7:0]			HPF_85				LPF_85		0x00	R/W
0x156	LUT086	[7:0]			HPF_86				LPF_86		0x00	R/W
0x157	LUT087	[7:0]			HPF_87				LPF_87		0x00	R/W
0x158	LUT088	[7:0]			HPF_88				LPF_88		0x00	R/W
0x159	LUT089	[7:0]			HPF_89				LPF_89		0x00	R/W
0x15A	LUT090	[7:0]			HPF_90				LPF_90		0x00	R/W
0x15B	LUT091	[7:0]			HPF_91				LPF_91		0x00	R/W
0x15C	LUT092	[7:0]			HPF_92				LPF_92		0x00	R/W
0x15D	LUT093	[7:0]			HPF_93				LPF_93		0x00	R/W
0x15E	LUT094	[7:0]			HPF_94				LPF_94		0x00	R/W
0x15F	LUT095	[7:0]			HPF_95				LPF_95		0x00	R/W
0x160	LUT096	[7:0]			HPF_96				LPF_96		0x00	R/W
0x161	LUT097	[7:0]			HPF_97				LPF_97		0x00	R/W
0x162	LUT098	[7:0]			HPF_98				LPF_98		0x00	R/W
0x163	LUT099	[7:0]			HPF_99				LPF_99		0x00	R/W
0x164	LUT100	[7:0]			HPF_100				LPF_100		0x00	R/W
0x165	LUT101	[7:0]			HPF_101				LPF_101		0x00	R/W
0x166	LUT102	[7:0]			HPF_102				LPF_102		0x00	R/W
0x167	LUT103	[7:0]			HPF_103				LPF_103		0x00	R/W
0x168	LUT104	[7:0]			HPF_104				LPF_104		0x00	R/W
0x169	LUT105	[7:0]			HPF_105				LPF_105		0x00	R/W
0x16A	LUT106	[7:0]			HPF_106				LPF_106		0x00	R/W
0x16B	LUT107	[7:0]			HPF_107				LPF_107		0x00	R/W
0x16C	LUT108	[7:0]			HPF_108				LPF_108		0x00	R/W
0x16D	LUT109	[7:0]			HPF_109				LPF_109		0x00	R/W

Reg	Name	Bits	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset	RW
0x16E	LUT110	[7:0]		HPF_110					LPF_110		0x00	R/W
0x16F	LUT111	[7:0]		HPF_111					LPF_111		0x00	R/W
0x170	LUT112	[7:0]		HPF_112					LPF_112		0x00	R/W
0x171	LUT113	[7:0]		HPF_113					LPF_113		0x00	R/W
0x172	LUT114	[7:0]		HPF_114					LPF_114		0x00	R/W
0x173	LUT115	[7:0]		HPF_115					LPF_115		0x00	R/W
0x174	LUT116	[7:0]		HPF_116					LPF_116		0x00	R/W
0x175	LUT117	[7:0]		HPF_117					LPF_117		0x00	R/W
0x176	LUT118	[7:0]		HPF_118					LPF_118		0x00	R/W
0x177	LUT119	[7:0]		HPF_119					LPF_119		0x00	R/W
0x178	LUT120	[7:0]		HPF_120					LPF_120		0x00	R/W
0x179	LUT121	[7:0]		HPF_121					LPF_121		0x00	R/W
0x17A	LUT122	[7:0]		HPF_122					LPF_122		0x00	R/W
0x17B	LUT123	[7:0]		HPF_123					LPF_123		0x00	R/W
0x17C	LUT124	[7:0]		HPF_124					LPF_124		0x00	R/W
0x17D	LUT125	[7:0]		HPF_125					LPF_125		0x00	R/W
0x17E	LUT126	[7:0]		HPF_126					LPF_126		0x00	R/W
0x17F	LUT127	[7:0]		HPF_127					LPF_127		0x00	R/W

REGISTER DETAILS

Address: 0x000, Reset: 0x00, Name: ADI_SPI_CONFIG_A




Table 7. Bit Descriptions for ADI_SPI_CONFIG_A

Bits	Bit Name	Description	Reset	Access
7	SOFTRESET_	SoftReset. 0: Reset Asserted. 1: Reset Not Asserted.	0x0	R/W
6	LSB_FIRST_	LSB_First. 0: LSB First. 1: MSB First.	0x0	R/W
5	ENDIAN_	Endian. 0: Little Endian. 1: Big Endian.	0x0	R/W
4	SDOACTIVE_	SDOActive. 0: SDO Inactive. 1: SDO Active.	0x0	R/W
3	SDOACTIVE	SDOActive. 0: SDO Inactive. 1: SDO Active.	0x0	R/W
2	ENDIAN	Endian. 0: Little Endian. 1: Big Endian.	0x0	R/W
1	LSB_FIRST	LSB_First. 0: LSB First. 1: MSB First.	0x0	R/W
0	SOFTRESET	SoftReset. 0: Reset Asserted. 1: Reset Not Asserted.	0x0	R/W

Address: 0x001, Reset: 0x00, Name: ADI_SPI_CONFIG_B




Table 8. Bit Descriptions for ADI_SPI_CONFIG_B

Bits	Bit Name	Description	Reset	Access
7	SINGLE_INSTRUCTION	Single Instruction. 0: Enable Streaming. 1: Disable Streaming Regardless of CSB.	0x0	R/W
6	CSB_STALL	Csb_stall.	0x0	R/W
5	MASTER_SLAVE_RB	Master Slave Readback.	0x0	R/W
[4:1]	RESERVED	Reserved.	0x0	R
0	MASTER_SLAVE_TRANSFER	Master Slave Transfer.	0x0	R/W

Address: 0x003, Reset: 0x01, Name: CHIPTYPE




Table 9. Bit Descriptions for CHIPTYPE

Bits	Bit Name	Description	Reset	Access
[7:0]	CHIPTYPE	Chip Type, Read Only.	0x1	R

Address: 0x004, Reset: 0x13, Name: PRODUCT_ID_L




Table 10. Bit Descriptions for PRODUCT_ID_L

Bits	Bit Name	Description	Reset	Access
[7:0]	PRODUCT_ID_L	Product_ID_L, Lower 8 Bits.	0x13	R

Address: 0x005, Reset: 0x89, Name: PRODUCT_ID_H




Table 11. Bit Descriptions for PRODUCT_ID_H

Bits	Bit Name	Description	Reset	Access
[7:0]	PRODUCT_ID_H	Product_ID_H, Higher 8 Bits.	0x89	R

Address: 0x011, Reset: 0x7F, Name: FAST_LATCH_STOP




Table 12. Bit Descriptions for FAST_LATCH_STOP

Bits	Bit Name	Description	Reset	Access
7	RESERVED	Reserved.	0x0	R
[6:0]	FAST_LATCH_STOP	Fast Latch Stop Index. This sets the stop index within the fast latch lookup table.	0x7F	R/W

Address: 0x012, Reset: 0x00, Name: FAST_LATCH_START




Table 13. Bit Descriptions for FAST_LATCH_START

Bits	Bit Name	Description	Reset	Access
7	RESERVED	Reserved.	0x0	R
[6:0]	FAST_LATCH_START	Fast Latch Start Index. This sets the start index within the fast latch lookup table.	0x0	R/W

Address: 0x013, Reset: 0x00, Name: FAST_LATCH_DIRECTION




Table 14. Bit Descriptions for FAST_LATCH_DIRECTION

Bits	Bit Name	Description	Reset	Access
[7:1]	RESERVED	Reserved.	0x0	R
0	FAST_LATCH_DIRECTION	Fast Latch Direction. This bit determines which direction to sequence within the fast latch lookup table. 0: Increment. 1: Decrement.	0x0	R/W

Address: 0x014, Reset: 0x00, Name: FAST_LATCH_STATE




Table 15. Bit Descriptions for FAST_LATCH_STATE

Bits	Bit Name	Description	Reset	Access
7	RESERVED	Reserved.	0x0	R
[6:0]	FAST_LATCH_STATE	Fast Latch State. Reads back the internal state machine index for fast latch lookup table (SFL mode). This index is the next location the internal state machine will advance to, on the next CSB rising edge. The internal state machine index will be set to the start index if the direction is set to increment and will be set to the stop index if the direction set to is decrement. Upon changes to the start index, stop index, and direction, the index will update accordingly.	0x0	R

Address: 0x020, Reset: 0x00, Name: WR




Table 16. Bit Descriptions for WR

Bits	Bit Name	Description	Reset	Access
[7:4]	HPF_WR	Write Group: HPF State.	0x0	R/W
[3:0]	LPF_WR	Write Group: LPF State.	0x0	R/W

Address: 0x100, Reset: 0x00, Name: LUT0




Table 17. Bit Descriptions for LUT0

Bits	Bit Name	Description	Reset	Access
[7:4]	HPF_0	LUT 000: HPF State.	0x0	R/W
[3:0]	LPF_0	LUT 000: LPF State.	0x0	R/W

Note: LUT 1 to 127 bit field functionality (reg 0x101 to 0x17F) will be identical to LUT 0 (reg 0x100), see Register Summary table for register address information.

