OP16S

PRODUCTION

Aerospace Precision JFET-Input Op Amp

Viewing:

Overview

  • Low Input Offset Voltage: 500µV Max
  • Low Input Offset Voltage Drift
  • Minimum Slew Rate Guaranteed
  • Temperature-Compensated Input Bias Controls
  • Guaranteed Input Bias Current @ 125°C
  • Bias Current Specified WARM UP Over Temperature
  • Internal Compensation
  • Low Input Noise Current
  • High Common-Mode Rejection Ratio

The OP16S device offers clear advantages over industry-generic devices and are superior in performance to many dielectrically-isolated and hybrid op amps. All devices offer offset voltages as low as 0.5mV with TCVOS guaranteed to 10µV/°C. A unique input bias cancellation circuit reduces the IB by a factor of 10 over conventional designs. In addition, ADI specifies IB and IOS with the devices warmed up and operating at 25°C ambient.

The OP16S device was designed to provide real precision performance along with high speed. Although it can be nulled, the design objective was to provide low offset-voltage without nulling. Systems generally become more cost effective as the number of trim circuits is decreased. ADI achieves this performance by use of an improved Bipolar compatible JFET process coupled with on-chip, zener-zap offset triming.

OP16S
Aerospace Precision JFET-Input Op Amp
pdp-image-unavailable
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Data Sheet 1

Data Sheet

This is the most up-to-date revision of the Data Sheet.

Learn More
Add to myAnalog

Add media to the Resources section of myAnalog, to an existing project or to a new project.

Create New Project

Software Resources

Can't find the software or driver you need?

Request a Driver/Software

Latest Discussions

No discussions on OP16S yet. Have something to say?

Start a Discussion on EngineerZone®

Recently Viewed